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Abstract
The space industry is continuing to use commercial off the shelf (COTS) devices in satellites
where the ionising radiation environment poses a threat. For device qualification, their single
event effects (SEE) and total ionising dose (TID) performances are normally assessed separately.
However, it has been shown that there can be a synergistic relationship in static random-access
memory (SRAM) between TID and SEEs, where by the single event upset (SEU) cross section
increases with dose, with some devices showing a significant increase for doses less than those seen
by low earth orbit (LEO) satellites. The mechanism behind this effect in older SRAM technologies
is believed to be due to threshold voltage shift imbalances of the nMOS transistors of the cross
coupled inverter within the cell. This is due to variations in the build up of trapped charge in the
nMOS transistors when they are ON or OFF. This degrades the noise threshold of the cell making
it more susceptible to upsets when holding the opposite state to which it was irradiated in. For
more modern devices the gate oxide is too thin to hold enough trapped charge to cause a significant
change in threshold voltage. The mechanism for these modern SRAMs is based on the potential
between the gate of the ON nMOS transistor and its substrate, in this situation fringing fields are at
their strongest ushering the charge created by ionising radiation towards the boundary of the field
oxide and the gate channel. It is at this boundary that a significant amount of trapped charge can
create a parasitic leakage current between the transistor’s source and drain. This parasitic leakage
current then reduces the voltage seen at its drain and hence degrades the cell’s noise threshold.
The main goal of this work is to determine if these mechanisms behind synergy still have a
significant affect on the SEU cross section of modern six transistor (6T) SRAMs built on the 180
and 130 nm fabrication processes. Other non-volatile memory devices have also been tested to see
if their memory cell or complex CMOS peripheral circuitry suffer any synergistic effects such as an
increase in single event functional interrupt (SEFI) or single event latchup (SEL) with increasing
dose. To do this test boards containing the devices were irradiated with 60Co γ-rays to 5, 10, 15,
25 krads. These boards, as well as the control group test boards, were then taken to be tested
with 23.5, 60.9, 151 and 230 MeV protons to determine the SEE response of the various parts.
To help assess these devices a highly adaptable test system was developed consisting of high level
control software and a control board. The high level software offers an over-view of key data such
as the device under test’s (DUT) current consumption, SEFI and SEL notifications and a preview
of the incoming results. The control board is based around Texas Instrument’s microcontroller, the
TMS570, and is capable of testing both serial and parallel devices while offering latchup protection
via a selectable current limit.
From the testing run carried out in this work it was found that the modern SRAM’s tested
did not exhibit any significant signs of synergy. However there are concerns over the accuracy of
some of the data due to the SRAM’s SEL response dominating behaviour. These results would
benefit from further testing at lower proton energies and flux to ensure any synergy effect was not
obscured by the SRAM’s SEL response or being close to saturation at 23.5 MeV. The 110 and 65
nm NOR flash memories tested did not show any SEUs in their main memory sectors, while the
110 nm SONOS flash functionally failed at less than 25 krad. The serial ferroelectric random-access
memory (FeRAM) suffered a few SEFI events at both 10 and 15 krad resulting in the device being
non-responsive, while the device suffered a transient error where by two groups of four addresses
were reported to contain errors.
Lastly an new method for determining if a device is susceptible to synergy has been suggested,
in addition to recommendations for improving the test methodology used in this work.
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Chapter 1
Introduction
As the space industry develops into an evermore commercial arena COTS devices are increasingly
being used in satellites where the ionising radiation environment poses a threat [Winokur et al.,
1999]. Traditionally research into the effects of ionising radiation on electronics has been separated
into long term effects termed Total Ionising Dose (TID) and short term effects termed Single
Event Effects (SEEs). This separation can also be seen in the standards published by European
Space Agency (ESA) [ESCC, 2014], [ESCC, 2010], National Aeronautics and Space Administration
(NASA) [United States of America Department of Defense, 2014a], [United States of America
Department of Defense, 2014b] and American Society for Testing and Materials (ASTM) [ASTM,
2011b], [ASTM, 2012].
However, work by [Erhardt et al., 2002] and [Schwank et al., 2006b] has shown that the Single
Event Upset (SEU) cross section for some SRAMs increases with dose, where thie effect is terms
“Synergy” or the “Imprint Effect”. This has strong implications for the use of SRAMs in space
environments such as Low Earth Orbit (LEO) which has a radiation environment dominated by
the van Allen Belts and the South Atlantic Anomaly (SAA) or at higher altitude orbits which
will see a greater flux of Galactic Cosmic Rays (GCR) and the solar borne energetic particles
with the associated high flux from Solar Particle Events (SPE). An increase in SEU cross section
with dose impacts on the design of the satellite’s mitigation techniques, where more frequent
wash routines may be needed at the end of a satellite’s lifetime to ensure the SEUs do not over
run any implemented EDAC algorithm. A trend seen in current and future SRAMs, with the
continued fabrication node scaling of SRAMs, is with manufacturers adding internal EDAC circuitry
to mitigate against the increased sensitivity to α-particles and neutrons in terrestrial applications
[Badodekar, 2014]. In this scenario an increase in SEUs will not be detected until the internal
EDAC is over run by the SEU rate, where by the data will be corrupted.
Another concern within the satellite community is the disparity between the radiation effects
observed in ground testing and that seen in orbit, where devices that have passed the hardness
assurance testing outlined in the previously mentions standards but then experience upsets once in
orbit, while other devices which have a strong heritage of being robust in orbit have failed during
ground testing. In order to address these issues, the Radiation Effects Board was designed as part
of the MuREM payload on the satellite TechDemoSat-1, this payload is designed to monitor the
absorbed dose and particle environment of the satellite as well as single event upsets in the non-
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volatile memories FeRAM, MRAM and NOR flash. This data was then to be compared to ground
testing methodologies, resulting in recommendations for the testing of devices to be flown in LEO.
However due to delays in launch vehicle, it was decided that the PhD would focus on assessing
whether modern >180 nm SRAMs as well as non-volatile memories suffer from synergy.
1.1 Aim
The aim of this work is to test advanced SRAMs and non-volatile memories (i.e. memories which
retain their state while without power) for an increase in SEU, SEFI or SEL cross section with dose.
If a device exhibits an increase in SEU cross section with dose it is said to suffer from “synergy” or
the “imprint effect”; this effect has been observed in older SRAMs with feature sizes of 180 nm and
larger [Erhardt et al., 2002], [Koga et al., 2009] and [Schwank et al., 2006b] and may have been
observed in orbit [Underwood and Oldfield, 1998]. While [Schwank et al., 2006b] has also tested
a 180 nm and 160/140 nm SRAM and shown no increase in SEUs with dose. Further testing of
advanced SRAMs, manufactured on 130 nm and 180 nm nodes, has been carried out as part of this
PhD to determine their response. The testing of non-volatile memories has also been carried out,
focusing on the effect of total dose degradation on the device’s CMOS based peripheral circuitry,
which often consists of charge pumps, state machines and high precision sense amplifiers, which
could be sensitive to the same degradation mechanisms as the SRAM cell. Testing for synergy
requires a specific methodology which is not covered in the testing standards cited in Section 1, the
testing carried out in this PhD is based on work carried out in [Erhardt et al., 2002], [Koga et al.,
2009] and [Schwank et al., 2006b]. Where devices of interest to Surrey Satellite Technology Limited
(SSTL), including SRAM, FeRAM and floating gate memories have been tested to determine their
SEU response to increased absorbed dose.
1.2 Methodology
To test devices for synergism between single event effects and total ionising dose, devices were
pre-irradiated to 5, 10, 15 and 25 krad using 60Co γ-rays; these devices along with a non-irradiated
control group were then irradiated with protons with the energies 23.5, 60.9, 151.2 and 230 MeV
to determine their SEU response. This was then compared in order to determine if TID had an
affect on the device’s SEU cross section. The 60Co γ-ray irradiations were carried out at National
Physics Laboratory (NPL) at a rate of 1.28 rad.s−1 while the proton irradiations occurred a month
later at the Proton Irradiation Facility (PIF) at the Paul Scherrer Institute (PSI) in Switzerland.
During the 60Co γ-ray irradiations all DUTs were biased; the SRAMs did not have a specific state
written to them, the NOR flash devices were in the erased state and the FeRAM devices were in
their initial “1” logic state. While for the proton irradiations the devices were tested dynamically,
where during the irradiation the patterns listed in Table 4.5 on page 98 were written to and then
read back from the DUTs in a cyclic manner. To test more devices within the allotted time at
PIF, the DUTs were to be stacked along the beam line for the 151 and 230 MeV irradiations, as
shown in Figure 5.1 on page 107, however after the proton was calibrated and the uniformity of
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the beam assessed this was not carried out. Instead the boards were tested individually resulting
in some of the components not being tested. The results were then analysed using MATLAB and
are reported in Chapter 6.
This approach is based on the work carried out in [Erhardt et al., 2002], [Koga et al., 2009]
and [Schwank et al., 2006b] but with alterations to more closely represent the conditions observed
in orbit, specifically LEO. For TID irradiations, [Erhardt et al., 2002] used 60Co γ-rays at 2.78
rad.s−1 which is double the rate used in this PhD; Erhardt et al. also carried out irradiations at
lower rates, 277.8 and 27.8 mrad.s−1 which showed a greater synergistic response however these
dose rates were not possible for the work carried out here due to time and monetary constraints.
Koga et al. used 50 MeV protons at a flux of ∼1 × 109 p.cm−2.s−1 and 16 MeV.n−1 Cu ions
at a flux of ∼1 × 106 ions.cm−2.s−1 for TID irradiations. Schwank et al. carried out 60Co γ-ray
irradiations at a rate over a thousand times higher than that used in this work, 1667 rad.s−1, 50
MeV proton irradiations and also irradiated specific areas with10 keV X-rays at a dose rate of 1667
rad.s−1; Schwank et al. also compares the SEU cross section and current consumption from each
of these TID sources and shows good agreement, however proton irradiation was not considered for
this work due to the non-uniform dose delivered by protons within the DUT as well as the added
complexity to the work carried out at PSI. With regards to total ionising dose, the majority of the
DUTs tested in these three papers exhibited a statistically significant change in SEU cross section
by 20 krad. While taking this into account with the radiation environment of interest (LEO) and
facility costs, a maximum dose of 25 krad was selected as it exceeds the TID expected for an average
LEO mission however offers a good likelihood of observing synergy in the selected DUTs. For the
TID irradiations the papers Koga et al. and Schwank et al. biased the DUTs at their nominal
voltages and placed the devices in a specific state, 0xA5, 0x5A, all 0’s or all 1’s while Erhardt et
al. had the DUTs unbiased as per their previous work on synergy [Erhardt et al., 2001]. The three
papers also SEU tested the DUTs in a static manner where a specific pattern was written to the
device before irradiation and SEUs were checked for afterwards. Instead for the work carried out in
this PhD the DUTs were biased at their nominal voltage but not placed in a specific state for TID
irradiations and were tested dynamically during proton irradiation. The proton energies available
at PSI is 23.5 to 230 MeV which only covers half the range used in Erhardt et al. and Schwank et
al. which extend to ∼500 MeV, however the Standards discussed in Section 2.5 states that testing
up to 200 MeV is sufficient; while Koga et al. uses only 50 MeV protons for their work on synergy.
1.3 Novel Contributions
The following list highlights the main contributions of this research to the state-of-the-art:
• Three 6T-SRAMs built on 180 and 130 nm fabrication process have been tested for synergism
and found it not to be a concern for the average satellite mission where the total dose is not
expected to exceed 25 krad. A serial FeRAM was also tested and found to suffer transient
errors as well as SEFI, further testing is required to determine if the peripheral circuits of
non-volatile memory devices can degrade with dose.
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• A statistical method for the testing of synergy in SRAMs has been suggested, where by the
turn on state of the memory is monitored with increasing dose. This method will first need
to be qualified but after which will not require expensive proton or heavy ion testing.
• The design and manufacture of the Radiation Effects Board which is part of the MuREM
payload on the TechDemoSat-1 satellite.
• A highly adaptable test module has also been developed which is capable of testing parallel
memories up to 128 Mb in size as well as serial memory devices. This design also offers ac-
curate current consumption measurement and latchup protection ensuring the device is not
permanently damaged during testing.
1.4 Thesis Structure
The remainder of the thesis has been structured in the following way. Chapter 2, titled Background,
presents an overview of the radiation environment of Low Earth Orbit (LEO), semiconductor design
as well as a high level description of the different types of single event effects. The chapter also
discusses the physical mechanisms behind SEEs and TID, including a discussion on the affect of
dose rates. This is followed by a summary of the published SEE and TID testing standards and
a description of the mitigation techniques used in satellites and the role of heritage in satellite
design. Chapter 3, titled Single Event Effects, looks into and analyses the trends seen in SEEs
with fabrication node scaling as well as the mechanisms responsible for synergy in SRAM and
floating gate memories. The last part of the chapter focuses on on-orbit results where the satellite
observed a change in its SEU rates over its lifetime, these results are discussed and assessed to
determine if this change is due to synergy or the solar cycle. Chapter 4 discusses the Radiation
Effects Board which is part of the Micro Radiation Environment Monitor (MuREM) payload on
the satellite TechDemoSat-1 (TDS-1) which was launched in July 2014. This module records
the radiation environment as well as the resultant SEEs in FeRAM, MRAM and NOR flash. This
payload was originally intended to be the basis of the PhD assessing the differences between ground
testing and the radiation environment observed in LEO. However, due to significant delays in
launch vehicle selection the PhD changed its focus to the topic of synergy between TID and SEEs.
Chapter 5 discusses how the devices were tested for synergy, detailing the electrical and physical
design considerations including dose rates, proton energies and fluxes as well as any changes or
alterations to the design with their justifications. Chapter 6 first discusses the fluence calculations
used for the cross section calculations and the fitting of the Weibull function to the data. The
results are then discussed outlining any issues or limitations as well as the trends and phenomenon
observed. The conclusions of this work are discussed in Chapter 7, detailing the trends and the
possible mechanisms responsible for the results recorded. This chapter also contains a discussion
on the lessons learnt and proposes how this work can be expanded, suggesting a statistical method
of testing for synergy with low cost 60Co irradiations. The chapter also covers recommended
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alterations to the testing procedure and apparatus as well as predictions on the expected on-orbit
SEEs in the non-volatile memories on the Radiation Effects Board.
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Chapter 2
Background
This chapter first provides a summary, in Section 2.1, of the radiation environment typically ob-
served by a satellite in LEO. The next section discusses semiconductor fabrication and in particular
the CMOS process, in addition, the structure of the various memory devices will also be discussed
in Section 2.2. Section 2.3 will discuss Single Event Effects, which are defined by an observable
effect produced by a single particle interacting with a device. The types of SEEs that affect volatile
and non-volatile memories as well as complex devices such as microcontrollers will be discussed
in this section, this includes, Single Bit Upset (SBU), Multiple Bit Upset (MBU), Multiple Cell
Upset (MCU), Single Event Functional Interrupt (SEFI) and Single Event Transient (SET) and
Single Event latchup (SEL). In addition a device’s Single Event Rate (SER) will be discussed. Sec-
tion 2.4 then looks at the physical mechanisms behind SEEs and TID. The SEE and TID testing
standards are then discussed in Section 2.5. The SEE testing standards that will be discussed are
the ASTM Standard F1192 [ASTM, 2011b], Electronic Industries Alliance (EIA/JEDEC) Stand-
ard EIA/JESD57 [EIA/JEDEC, 1996], ESA Standard SCC-25100 [ESCC, 2014] and the United
States of America Military standard MIL-STD-750-1 Method 1080 [United States of America De-
partment of Defense, 2014a]. While the TID testing standards are ASTM F1892 [ASTM, 2012],
ASTM F1893 [ASTM, 2011a], ESA Standard SCC-22900 [ESCC, 2010] and the United States of
America Military standard MIL-STD-883J, specifically methods 1019.9 and 1021.3 [United States
of America Department of Defense, 2014b]. The chapter concludes by discussing the methods
used in satellite design to mitigate the effects of SEEs, specifically “Fault Tolerance” and “Fault
Avoidance” in Section 2.6 and the role of “Heritage” is covered in Section 2.7.
2.1 Satellite Environment and Design
Most Low Earth Orbit satellites orbit in the range 300-900 km [Fortescue and Stark, 1995], the
radiation environment here is dominated by the van Allen Belts, specifically the proton population,
Figure 2.1 shows the intensity of protons and electrons with altitude. Protons and electrons are
the main constituents however there may also be significant populations of helium, oxygen and
nitrogen ions. These protons have energies ranging from 0.01 to 400 MeV and fluxes from 600
to 108 cm−2.s−1. Another feature of the van Allen Belts is the South Atlantic Anomaly which
extends to lower altitudes, this is due to the offset and tilt of the geomagnetic axis relative to
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Figure 2.1: Intensity of Protons and Electrons as a Function of Altitude [Fortescue and
Stark, 1995]
(a) >10MeV Protons (b) >1 MeV Electrons
Figure 2.2: World Map showing the Intensity of >10 MeV Protons and >1 MeV Elec-
trons at 635 km, the Altitude of TDS-1
Earth’s rotational axis. Figure 2.2 shows the intensity of protons with an energy greater than 10
MeV and electrons with an energy greater than 1 MeV at an altitude of 635 km.
The main source for the proton and electron population in the inner belt is from the production
of neutrons in cosmic ray reactions with the Earth’s outer atmosphere, these neutrons then decay
to form protons, electrons and neutrinos, a secondary source is the solar wind. The protons and
electrons are then captured by the Earth’s magnetic field where they travel along the field lines,
depending on their energy they are either reflected at a mirror point, due to the increased magnetic
field, and travel back along the field line or are absorbed by the atmosphere, more information on
this can be read in [Underwood, 1996].
The radiation environment within the van Allen belts varies with the 11-year solar cycle [NCRP,
2006], the low altitude trapped radiation decreases during the solar maximum and is due to the
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Figure 2.3: Intensity of GCR Nuclei [Holmes-Siedle and Adams, 2002]
decrease in GCR flux combined with the Earth’s atmosphere undergoing thermal expansion res-
ulting in the absorption of more trapped particles. During the solar minimum the low altitude
trapped radiation increases due to contraction of the atmosphere combined with an increased GCR
flux creating more particles through their interaction with the atmosphere. This modulation of
the trapped radiation environment lessens with altitude [Underwood and Oldfield, 1998]. Outside
of the van Allen belts a satellite is subject to the same ebb and flow of the GCRs but at solar
maximum are more exposed to the more frequent SPEs and their associated high fluxes. However,
these events can also give rise to sudden large increases in pseudo-trapped radiation fluxes within
the van Allen belts which takes a few days to decay [Underwood, 1996].
Galactic Cosmic Rays are high energy nuclei which propagate through space from an unknown
source outside the solar system, the Figure 2.3 shows the population of GCR compared to solar
abundances. For general considerations the environment can be simplified further to 83% protons,
13% alphas, 3% electrons, and 1% Z>2. Due to the increased solar wind during the solar maximum,
the GCR flux is reduced; for low energy GCRs this can be by up to ∼40%, with the flux decreasing
dramatically, recovering and then decreasing once more [Fortescue and Stark, 1995].
The Figure 2.4 shows the dose absorbed by silicon at the centre of an aluminium sphere of
10 2.Background
Figure 2.4: Dose Absorbed by Si in the Centre of Al Spheres of Varying Diameter
increasing diameter calculated using the SHIELDOSE-2 tool in SPENVIS [SPENVIS, 2014], as
you can see there is little decrease in TID beyond the thickness of 5 mm.
An orbit within the van Allen belts, especially LEO, the environment is described to be low does,
Figure 2.5 compares the dose rates observed in different environments and the sources available for
ground testing. Its also shows that the dose rates used and recommended for ground testing are at
least 3 orders of magnitude higher than those seen in sub Geostationary Earth Orbit(GEO).
2.2 Semiconductors
2.2.1 Commercial off the Shelf Technology
Commercial off the shelf technology (COTS) is defined as technology which is readily available
to the average consumer, it is the technology within laptops, cars and audio-visual systems and
has not been specially designed for use in aggressive environments. Compared to devices specially
designed for harsh radiation environments COTS devices are faster, more power efficient and above
all cheaper. In the case of COTS devices for the automobile industry, as the demands for safety
have increased these devices have also become more complex, in recent years mitigation strategies
have been implemented such as Error Correction Code (ECC) routines and Central Processing
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Figure 2.5: Dose Rates of Environments and Testing Recommendations [Holmes-Siedle
and Adams, 2002]
Unit (CPU) cores operating in lock-step. However, these devices can be more susceptible to
ionising radiation, leading to the effects mentioned in Section 2.3. For COTS devices to be used
in harsh radiation environments such as in satellites, they need to be tested in order to determine
their response. Armed with this information system designers can select devices which best suit
the applications and design mitigation systems to ensure reliable operation of the satellite in the
radiations environment of its intended orbit. Another concern to be aware of with COTS devices
is their lot to lot variability which can be due to the use of different manufacturing facilities [Felix
et al., 2006] or the location of the die in the wafer during manufacturing, where [Gasiot et al., 2012]
shows a die to die variation of ±20% in neutron and alpha SER with dies from the wafers edge
having a higher SER, 6% neutron and 5% alpha, than those from the centre of the wafer. These
differences in the die can be exposed by the radiation environment observed in LEO.
2.2.2 Fabrication and Design
The integrated circuit within semiconductor devices are made in batches on wafers of a semicon-
ductor material such as crystalline silicon. The wafer then goes through multiple manufacturing
steps such as doping, etching and photo-lithographic patterning to create the desired circuit, once
this is complete the integrated circuits are separated and packaged. Modern devices are largely
based around two structures, the Bipolar Junction Transistors (BJT) and the Field Effect Transist-
ors (FET) [Baker, 2005]. These devices are both based on n- and p-type semiconductor materials,
which have excess electrons and holes, respectively, and are designed to utilise these charge carriers
in different ways. BJTs use both electrons and holes as charge carries but with minority and major-
ity populations, where NPN or PNP structures have electron and hole majorities respectively. In a
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Figure 2.6: Diagram of a CMOS Transistor [Holmes-Siedle and Adams, 2002]
NPN BJT the base is a p-type semiconductor with an excess of holes, this thin region sits between
two n-type semiconductors where the emitter has a high concentration of excess electrons and the
collector has a lower excess concentration, at the two boundaries between these three materials
depletion regions form. Depletion regions are where the electrons and holes have diffused and re-
combined in the p- and n-type semiconductor respectively, this movement of charge carriers leaves
positive and negatively charged donor ions in both semiconductors creating an electric potential
which acts against the further transfer of charge carriers, this potential continues to build until it
is equal and opposite to the thermal excitation of electrons and holes, at this point the structure
is in thermal equilibrium. To turn on a NPN BJT, the base-emitter junction is forward biased,
where the base has a higher voltage than the emitter, causing the equilibrium in the base-emitter
depletion region to be disturbed, this allows thermal electrons to be injected into the base region
where they then diffuse towards the base-collector depletion region where they are readily accepted
due to the base-collector’s reverse bias. In broad terms BJTs are used predominantly in analogue
applications such as ADCs, amplifiers, oscillators and comparators as well as other devices such as
temperature transducers.
A Metal Oxide Semiconductor Field Effect Transistor (MOSFET) can use either electrons or
holes as their charge carrier in the configuration of either n-type Metal Oxide Semiconductor
(nMOS) or p-type Metal Oxide Semiconductor (pMOS) respectively. In addition these structures
can either be designed in depletion-mode or enhancement-mode; when used in a Complementary
Metal Oxide Semiconductor (CMOS) design, enhancement-mode nMOS and pMOS FETs are typ-
ically used, as shown in Figure 2.6. An enhancement-mode nMOS design needs a positive bias to
be applied to the gate in order for a conductive channel to form beneath it and for electrons to flow
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from the source to the drain. This positive bias attracts free electrons which recombine with the
holes in the p-doped body, this then forms a depletion region in the p-type body below the gate,
however a larger bias needs to be applied to attract further electrons and form a conductive region
between n-type source and drain. A similar process occurs in the pMOS design where a negative
bias attracts free holes into the n-type body to form a depletion region and then a conductive funnel
between the p-type source and drain. The nMOS and pMOS FETs are used in pairs to compliment
each other resulting in less power dissipation, only during the transition from one state to another
are both transistors in their low resistance state. In broad terms CMOS is used for most digital
and logic devices, for example transceivers, microcontrollers and memories.
2.2.3 Memory Cells
The following sections will discuss the basics of the different types of memory cells used in modern
devices, with the exception of SRAM they are all non-volatile memory technologies, this means
that they retain their state when they are not powered. The different technologies have different
specifications and offer various benefits to designers, where for example SRAM has the fastest data
rate and NAND flash has a greater bit density. The other technologies such as FeRAM, MRAM
and Phase Change RAM are being developed as they are non-volatile but have comparable speeds
and densities to SRAM. These cells are all contained within standard +3.3 V CMOS devices, where
the devices state machine is CMOS based.
SRAM
Typically SRAM devices use a six or four-transistor design, referred to as 6T or 4T SRAM [Baker,
2005], the schematic of the two designs can be seen in Figure 2.7. The 6T design use two nMOS
transistors to control the read/write operations and four transistors (two nMOS and two pMOS),
in the configuration of two cross coupled inverters, are used for the memory storage cell. For the
4T design, two nMOS transistors are again used to control read/write operations while the two
pMOS transistors of the the cross-coupled inverter are omitted and replaced with two high-ohm
polysilicon resistors. In most SRAM devices the 6T design is used despite its lower density, this is
due to the 4T design being slower, having a higher static current draw and is harder to manufacture
with its added polysilicon layer for the high-ohm resistors.
When a logic state of “1” is stored in the 6T cell, the inverter Q holds the state “1”, this is where
the pMOS transistor (M4) is ON and the nMOS transistor (M4) is OFF; while the inverter Q¯ holds
the state “0”, where the pMOS transistor (M4) is OFF and the nMOS transistor (M4) is ON. When
the storage cell holds the state “0” then the transistors all have the opposite state. To read the
storage cell both bit lines are brought to a threshold voltage between the high and low logic states,
the word line (WL) is then brought high turning on both of the access transistors. In the case of
the storage cell holding the logic state “1”, then inverter Q pulls the Bit Line (BL) to the logical
state “1”, while the inverter Q¯ pulls the B¯L line to the logical state “0”, the two bit lines, BL and
B¯L, are both connected to a sense amplifier which then determines if BL > B¯L or BL < B¯L i.e.
if the storage cell held a “1” or a “0” respectively.
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(a) 6T SRAM (b) 4T SRAM
Figure 2.7: Schematic of 6T and 4T SRAM [Inductiveload, 2009]
In order to change a storage cell from a “0” to a “1” the following process is carried out. The BL
line is set to the logic high state while B¯L is set to the logic low state, the word line if then brought
high to turn on the access transistors M5 and M6, this causes the cross-coupled inverters to change
state, BL turns M1 ON and M3 OFF, while B¯L turns M3 OFF and M4 ON, after this the positive
feedback loop keeps the the cell in this state and the word line can be de-asserted thereby isolating
the storage cell once more.
Floating Gate Memory
The Floating Gate (FG) transistor, shown in Figure 2.8, is based on the MOS transistor but with a
charge storage layer beneath the control gate. The charge storage layer is generally made out of the
conductive material polysilicon and is insulated on both sides by silicon dioxide, these insulating
layers act as potential barriers allowing charge to remain in the potential well of the FG. The FG is
used to store logic states and is achieved by injecting electrons into it or by removing the electrons.
When the FG is charged the memory cell is programmed and in the logic state “0”, while when the
FG is not charged the cell is Erased and in the “1” state. The presence of this charge in the FG
alters the transistor’s threshold voltage, where the programmed state requires a greater voltage
to conduct. The state of the cell is determined by biasing the control gate at a reference voltage
between the two threshold voltages, if the FG does not hold any charge the transistor will turn
on and conduct, while if the FG contains significant charge the FG will remain off. The resultant
current draw is then compared to a reference to determine the cells state.
There are two different method of charging the FG, the first, which is used in NOR flash, is called
hot-electron injection, the second is called Fowler-Nordheim tunnelling and is used to program
NAND flash and erase both NOR and NAND flash. Hot-electron injection involves raising the
voltage of the control gate and applying an large voltage to the drain, this creates a lateral field by
which some of the electrons flowing between the source and drain gain an energy higher than that
required by the Si-SiO2 potential barrier (3.1 eV) and are injected into the FG. Fowler-Nordheim
tunnelling is based on quantum tunnelling and can only be carried out when the oxides are very thin
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Figure 2.8: Diagram of a Polysilicon Floating Gate used in Flash [Windbacher, 2010]
Figure 2.9: Diagram Showing the Structure of both NAND and NOR Flash [Micron
Technology, 2010]
>10 nm, this process can be used to both program and erase the FG. Fowler-Nordheim tunnelling
is a more efficient process than hot-electron injection but it is a much slower process, large currents
can however be used to speed the process up [Gerardin et al., 2010].
NOR Flash is a parallel memory which allows for direct random access, it also allows single
address write access, however this process is only capable of changing the bits within the address
from a “1” to a “0”, if the data write requires a bit to change from a “0” to a “1” then the address
needs to be erased. For most NOR devices the erase process occurs on a sector level where multiple
addresses, often 64 kB, are erased at the same time. This is due to the high voltage required for
this transition [Baker, 2005, Iniewski, 2010].
The differences in the configuration of the FG in NOR and NAND flash can be seen in Figure
2.9. In a NOR device the control gate of the FG transistor is connected to the word line, the source
is connected to Ground (GND) and the drain is connected to a bit line.
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NAND Flash is a parallel device but requires an internal state machine to access, program or
erase an address, read and access is on a page level which normally consists of 2048 bytes with an
extra 64 bytes for storage of ECC checksum data, while erase is carried out on the block level (64
pages). As with NOR flash the program operation is only able to convert a logic “1” to a logic “0”,
for the opposite the address needs to be erased. The term NAND comes from how the floating
gates are arranged, where they are arrange in series between bit line and ground. To read the
series of floating gates all but one of the control gates are put to a threshold voltage greater than
that needed for a charged (programmed) floating gate transistor to conduct, the remaining floating
gate’s control gate is then put at a reference voltage between the erased and programmed state,
if the floating gate does not contain significant charge then conduction occurs and the bit line is
pulled to ground, however if the floating gate is charged then conduction does not occur and the
bit line stays in the logic high state [Iniewski, 2010, Baker, 2005].
Due to the difference in the structure of NAND and NOR flash, at the same fabrication node a
NAND cell is also half the size of a NOR flash cell at 4F2 and 10F2 respectively where “F” is the
fabrication node. NAND devices which use the FG to store one bit are said to be called textitSingle
Level Cells (SLC), while FGs which store more than one bit are called Multi-Level Cells (MLC).
MLC devices are much slower than SLC devices and also have a lower reliability, this is due to
the required accuracy to separate the four or more voltage thresholds [Gerardin et al., 2010] while
programming and reading the FG.
SONOS Technology The non-conducting material Silicon Nitride can also be used as the float-
ing gate, this technology is called Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) and the read, write
and erase operations are the same as for traditional NOR flash technologies but offers lower pro-
gram and erase voltages. As Silicon Nitride is a non-conducting material to store electrons it uses
charge trapping sites, this is an added benefit as any damage to the surrounding insulating silicon
dioxide does not discharge the whole floating gate, instead only the local charge is lost, this means
the device is even more resistant to the wear caused by the program and erase operations [Micheloni
et al., 2010]. However there is a new failure route where the electron become permanently attached
to the silicon nitride layer, over time, when enough electrons are attached in this way the cell will
be unable to revert back to its default logic “1” state [Gerardin et al., 2010].
MirrorBit Technology An expansion of the SONOS technology is to use the material’s non-
conductive nature to allow two bits to be stored in a floating gate with the charge located at
opposite ends, however this requires more support circuitry and different read, program and erase
processes. The read process is based on the fact that the junction depletion region of the drain
shields the channel from any charge in the floating gate above the drain, this in turn means that
the channel and hence threshold voltage is modulated solely by any charge stored above the source;
to read the bit at the other end of the floating gate the source and drain are simply switched.
The MirrorBit technology is programmed in the same way as traditional floating gate technology,
however as the material is non-conductive the electrons which normally tunnel through the “tunnel
oxide” and spread throughout the polysilicon remain in the silicon nitride above the drain, to
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Figure 2.10: Diagram of a Silicon Nitride Floating Gate used in MirrorBit Flash [Span-
sion, 2004]
Figure 2.11: Diagram showing the Structure of a Fujitsu FeRAM Memory Cell [Fujitsu,
2010]
program the other side the source and drain are again switched. To erase the floating gate, hot
carrier injection is used to inject holes into the floating gate and recombine with the electrons, this
is done by placing a large positive potential with respect to the control gate on the source, to carry
this out on the other side the source and drain are swapped.
FeRAM
FeRAM is based on the one transistor, one capacitor (“1T-1C”) design of Dynamic Random-Access
Memory (DRAM) technology, however instead of the dielectric capacitor used in DRAM the fer-
roelectric material Lead Zirconate Titanate (PZT) is used. The PZT film is plated on the top and
bottom as shown in Figure 2.11, these plates are used to change its state. When the PZT dipole is
in a positive polarisation it represents the logic state “0” while when it has a negative polarisation
it represents the logic “1” state [Iniewski, 2010, Gerardin and Paccagnella, 2010].
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(a) Logic States [Nguyen and Scheick, 2001] (b) Hysteresis Loop [Gerardin et al.,
2013]
Figure 2.12: Logic States and Hysteresis Loop of PZT Film
In order to write the logic state “0” to the PZT film the top plate is placed at a positive potential
with respect to the bottom plate, this potential is increased moving the PZT crystal along the
bottom half of the hysteresis loop shown in Figure 2.12, the potential is then removed from the
PZT film and the crystal dipoles stay in the programmed alignment representing the logic state
“0”. In order to write a logic state “1” the potential of the two plates either side of the PZT film
needs to be inverted, the PZT then follows the top side of the hysteresis loop ending with the dipole
having the opposite polarisation.
To read the contents of the PZT film the operation is similar to the write process where by the
transistor is used to force the film into a specific state, if the PZT film was in the opposite state,
when the dipole inverts, it forces electrons out of one of the plates, in the case of a logic “0” to
“1” transition the electrons in the top plate are forced out creating a current pulse, if the film was
already in the state applied then no pulse is produced. This means that the read operation is a
destructive process which, requires the PZT film to be reprogrammed to its original state.
FeRAM is marketed as an alternative to flash devices with its lower power consumption, faster
writes and higher write-erase cycle tolerance, however FeRAM technology densities are not currently
comparable to that achieved in NAND flash.
MRAM
Magnetoresistive Random-Access Memory (MRAM) technology is based on the use of ferromagnetic
material in a structure called a Magnetic Tunnel Injection (MTJ), where the bottom magnetic field
has a fixed magnetic moment while the top layer is free to be programmed parallel or anti-parallel
with respect to the bottom layer. In modern MRAM devices a revised technology called Toggle
MRAM is used, Figure 2.13 shows the structure of this MTJ where two coupled free ferromagnetic
layers are use to store the logic state. Toggle MRAM also has the MTJ placed at 45◦ to the two
programming lines, as shown in Figure 2.13, this design then requires the use of a phase shifted
pulse in the two write lines to rotate the free ferromagnetic layers the 180◦ needed for it to have
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(a) “1T-1MTJ” Toggle MRAM (b) MTJ Structure
Figure 2.13: Structure of a Toggle MRAM Memory Cell and it’s MTJ [Slaughter et al.,
2005]
Figure 2.14: Phase Diagram of MRAM Program Operation [Tsiligiannis et al., 2013]
its magnetic moment be parallel and anti-parallel with respect to that of the fixed ferromangetic
layer at the base of the MTJ [Tang and Lee, 2010].
To read the state of the MTJ a current is passed through it, if the top magnetic moment is
parallel then it has low resistance, while if the top layer is anti-parallel its resistance is higher, by
measuring the current at the output it is possible to determine the resistance of the MTJ. Due
to the thinness of the insulating material between the two ferromagnetic materials electrons are
able to tunnel from one ferromagnet to the other using the tunnel magneto-resistive effect. If
the two ferromagnets have the same magnetic moment then tunnelling is more likely to happen
than if the two ferromagnets have anti-parallel moments, this is what gives rise to the variable
resistance [Iniewski, 2010, Tang and Lee, 2010].
The write operation for Toggle MRAM is shown in Figure 2.14, where H1 is the magnetic field
created by current in the digit line and H2 is the magnetic field created by the current in the bit
line, the operation shown is to rotate the free layer above the tunnel barrier from a parallel to an
anti-parallel orientation, which represents a write from logic state “1” to “0”.
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Figure 2.15: Diagram showing the Chalcogenide Glass and the Heater below [Micron
Technology, 2014]
Phase Change RAM
The PRAM cell is based on a “1T-1C” design, however the transistor in current devices such as the
NP8P128A13TSM is a vertical BJT selector. The logic state of the cell is based on the resistance
of the chalcogenide layer, where its amorphous state, called “RESET” has a high resistance and its
crystalline state, called“SET”has a lower resistance. In order to change the state from“RESET”to
“SET” current pulses are applied to the layer in order to heat it above the materials crystallisation
temperature, as the material changes to its low resistance state a threshold voltage is meet and
the layer is allowed to slowly cool. To change state from “SET” to “RESET” a larger current pulse
is applied to the layer melting the material through Joule heating, the material then cools quickly
and sets in a high resistance amorphous structure. The heating is carried out by passing a current
through a heating element made out of titanium nitride [Kolobov and Tominaga, 2012, Gerardin
and Paccagnella, 2010].
2.3 Single Event Effects
Single Event Effects or Single Event Phenomena (SEP) are general terms containing all the re-
sponses produced by different semiconductor devices to a single incident ionised particle, including
protons, neutrons and heavy ions. This includes both soft errors which be corrected by being
rewritten or power cycled and hard errors which cause permanent physical damage to the device.
Single Event Upset (SEU) is where a logic cell is changed from a “1” to a “0” or vice-versa by
incident ionising radiation. This logic cell can be a memory cell based on one of many technologies
e.g. cross-coupled latches (SRAM), a floating gate (NOR/NAND flash), a capacitor (DRAM) or
one of the new non-volatile designs (FeRAM, MRAM or PRAM). This upset can be corrected by
simply rewriting the correct logic state to the cell. SEU can be used when discussing other devices
which use logic cells, the term can also be used in a general fashion for any event which does not
fall into any of the following classifications.
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Single Bit Upset (SBU) is observed as a single incident ion or particle changing the state of a
single memory cell. SBUs are seen in volatile memories such as SRAMs which can be used as stand
alone memory devices or used in microprocessors and Field Programmable Gate Arrays (FPGAs).
SBUs are also seen in non-volatile memory devices such as NOR/NAND flash, FeRAM, MRAM
and PRAM. If all the events observed in a device are SBUs then the cross section represent the
total sensitive area of the device.
Multiple Cell Upset (MCU) is where the incident particle creates enough free charge to
change the state of at least two memory cells. Newer devices built with processes <130 nm are
more susceptible to this type of upset due to the decrease in cell separation. The presence of MCUs
will increase the devices cross section and hence the perceived sensitive area.
Multiple Bit Upset (MBU) is where the incident particle is able to change the state of at
least two memory cells within the same word. MCUs occur in physical cell neighbours but with the
use of interleaving, in most memory devices this means the bits are not in the same word. Only
when the MCU is as large or larger than the interleaving scheme implemented does there come a
significant chance of two bit upsets being in the same word. However this does have important
implications as 2 bit errors in the same word can not be resolved by the most commonly used
EDACs. For a memory that does exhibit MBUs a more complex EDAC would be needed with
greater storage and processing overheads. MBUs are increasing as a percentage of a device’s SER
as technology scales.
Single Event Transients (SET) is where a current or voltage spike is generated by the electron-
hole pairs created by the ionising radiation; these transient spikes can propagate through a device
physically and temporally, where they may reach the output of the device or cause a SEFI/SEU.
SET can affect devices that use combinational or static logic, for example SRAM based FPGAs or
the Phase Locked Loop (PLL) circuitry in microcontrollers.
Single Event Functional Interrupt (SEFI) results in the device malfunctioning, this could
mean the device resets, locks up or enters a unintended mode of operation, it has also been suggested
that a SEFI could be the result of a node within a manufacturer’s electrical functionality test being
triggered. SEFIs can occur in memories with internal state machines such as DRAM, NOR/NAND
flash or PRAM, it also affects FPGAs, microcontrollers and the other types of processors/control
device. To recover from a SEFI the device will need to be reset by software or to be power cycled.
During a SEFI event an increase in current consumption is frequently observed, however it is rare
that the increase is great enough to cause physical damage, however when this does occur the SEFI
is classified as a “Hard” event while the non-destructive event is classified as “Soft” [Bougerol et al.,
2010].
Single Event Gate Rupture (SEGR) is the localised dielectric breakdown of the gate oxide
and resultant leakage currents under bias. This affects memory devices such as SRAM, DRAM,
NOR or NAND flash and is particularly likely while the device is being programmed or erased due
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Figure 2.16: Thyristor Structure in CMOS Device, can be Triggered by Charge Pro-
duced by Incident Charged Particle [Robinson, 1987]
to the high voltages involved. The process involves an incident ion passing though the isolating
oxide creating a high density of electron-hole pairs along its path, if there is large enough potential
over this oxide, the capacitor or floating gate will dissipate through the low resistance path left by
the incident ion. If a high enough current passes through this track then heating and permanent
damage may occur. In DRAM it can be observed as a stuck or oscillating bit if the systems refresh
rate is unable to keep the capacitor charged. SEGR is a function of both VGS and LET; VDS is
also a function as it can lower the VGS needed for a SEGR to occur.
Single Event Latchup (SEL) is where incident ionising radiation creates a potentially destruct-
ive parasitic thyristor, p-n-p-n, structure, shown in figure 2.16, triggering a low impedance, high
current path. This can lead to permanent damage in the bond wires or other parts of the device
due to the current consumption of the device increasing above it’s specified maximum operating
current. A micro-latchup is where the current increases after an ion strike but is not great enough
to melt a bond wire; after the device is power cycled it may still exhibit an increased current con-
sumption due to the underlying damage caused to the device. When a device is being power cycled
there is a possibility that it may try and source current from connected devices though tier shared
pins to try and sustain the thyristor, to avoid this it is recommended that the device is isolated
through the use of devices such as optocouplers. For an event to be classed as SEL it needs to be
self-sustaining, this is what distinguishes it from events such as “Hard” SEFI.
Single Event Hard Error (SHE) occurs in memory devices, typically SRAMs, where a single
bit becomes stuck in a certain state due to permanent or semi-permanent damage caused by ionising
radiation [ESCC, 2014]. Stuck bits can not be fixed with a power cycle, however the bit may anneal
over time and start to function once more [ESCC, 2014].
2.4 Physical Mechanisms
It’s important to understand the underlying physical processes that cause the Single Event Effects
and the degradation that results from Total Ionising Dose; here the basics mechanisms will be
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Figure 2.17: Charge Collection after an Ion Strike [Baumann, 2005]
covered, how these mechanisms result in the different SEUs and TID failures seen in the various
technologies will be discussed later.
2.4.1 Single Event Effects
As the ionising radiation travels through the crystal lattice of the semiconductor, it interacts
with the device’s lattice atoms creating electron-hole pairs, where an electron is removed from the
covalent bonds of the crystal lattice, the resultant electron then interacts with the surrounding
electric fields. The bond from which the electron came is called a “hole”, this too is mobile due
the thermal movement of local covalent electrons responding to the surrounding electric field; this
process can be thought of as a positive charge carrier moving in the opposite direction to the
surrounding electrons. Unless an electric field is present, these electron-hole pairs will recombine,
however in semi-conductors electric fields are a vital part of their operation and so the electron and
hole separate and travel according to the electric field, with electrons moving faster than the holes.
The incident ionising radiation may then travel though the substrate destroying the depletion
region creating further electron-hole pairs, these electrons are then free to move under the influence
of the electric field; this process, called charge funnelling, can be seen in Figure 2.17.
This drifting and diffusion of charge towards sensitive areas generates parasitic current, inducing
the SEU, if the charge generated by the incident ion is large enough it can cause upsets in neigh-
bouring cells. Diffusion is one of the main MCU upset mechanisms [Uznanski et al., 2010] where
the size of the technology node determines the size of the upset for any given LET, where scaled
technologies have smaller gaps between their sensitive nodes and hence a higher possibility off a
multi cell upset. The other MCU mechanism, called bipolar amplification [Osada et al., 2003, Ma-
hatme et al., 2011, Giot et al., 2007], is a key driver in the increase of MCUs in scaled devices.
The process is based on the simplified structure shown in [Osada et al., 2003] where an ion strike
on the drain of one nMOS transistors leaves holes in the p-well, this rise in potential triggers a
current to flow from a nearby nMOS transistor, resulting in a second cell undergoing an upset. The
structure described in [Osada et al., 2003] can be seen in modern SRAMs, as shown in [Gadlage
et al., 2010, Mahatme et al., 2011].
Protons can either cause SEUs via the direct ionisation process discussed above or through
spallation reactions with the semiconductor lattice or BEOL as shown in Figure 2.18. Spallation
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Figure 2.18: Illustrations showing the Difference between Direct Ionisation and Spalla-
tion Reactions [Johnston and Guertin, 2000]
Figure 2.19: Proton Induced Spallation Reactions in Silicon [Messenger and Ash, 1997]
reactions are inelastic collisions which produce a range of secondary particles, sometimes called
delta-rays with high LET, it is the charge created by these recoil nuclei which cause an upset. A
table of proton induced spallation reactions can be seen in Figure 2.19. Some of these secondary
particles travel in a radial fashion from the incident ions path with a range of >10µm. An energy
of 3.6 eV is lost to the creation of each electron-hole pair in silicon, which in turn is equal to
the creation of 0.16 picocoulombs, this can be used with LET to calculate the amount of charge
deposited over a region or sensitive volume. Memory devices based on 45 and 65 nm CMOS
technology are susceptible to multiple upsets caused by these delta-rays as enough charge can be
deposited to cause an upset in neighbouring memory cells.
High energy ions are also capable of causing atomic displacement where the incident particle is
absorbed or scattered by the nuclei, causing physical damage to the semiconductors crystal lattice,
where enough energy is imparted for the nuclei to be ejected from the lattice. These effects can add
up creating non-standard structures which will affect the operation of the device, if this occurs in
the insulating oxides used in floating gate transistors, NOR/NAND Flash, this can cause leakage
paths which will drain the charge stored in the polysilicon floating gate [Gerardin and Paccagnella,
2010]. However over these long periods annealing can also occur which allows the nuclei to migrate
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back, these two processes are inturn influenced by the device’s design, the environment and the
application the device is used in.
2.4.2 Total Ionising Dose
The physical mechanism behind TID is also the creation of electron-hole pairs, which in Silicon
Oxide requires 18 eV [Holmes-Siedle and Adams, 2002], where it is the gradual build up of trapped
charge in the device’s oxides that cause the effects observed. In the insulating dielectric layers such
as gate or field oxides the creation of charge can form semi-permanent charge sheets affecting the
conductivity of the semiconductors around it. Trapped charge near the Si -SiO2 interface in the
oxide can be separated into different populations, the trapped charge closest to the interface are
volatile and react to changing electric fields while those above are slow reacting and undergo a “ran-
dom walk”, both of these populations are susceptible to annihilation through electron tunnelling.
Further away from the Si-SiO2 interface, 5 to 20 nm, is the region which contains the majority of
the trapped charge, at this depth electron tunnelling has less of an effect, the net result of this is
shown in Figure 2.20. This trapped charge is long lived as they lie 2.5 eV above the SiO2 band
gap, at 9 eV, and thermal processes are unlikely to free the charge, this charge population is also
replenished by holes created by ionising radiation which then drifts into this region [Holmes-Siedle
and Adams, 2002].
An electric field needs to be present in the gate oxide for electron-hole pairs to separate with
the hole drifting towards the Si-SiO2 interface where it may be trapped, in general for worst case
scenario the bias needs to be kept constant, when the bias on a MOS transistor is switched a higher
dose is needed before failure. For a nMOS transistor, as the charge builds up the performance of
the transistor decreases, starting with performance degradation, an increase in quiescent current
and a decrease in switching speed, followed by device failure at higher levels of dose where the
transistor is unable to turn off. For pMOS devices, higher voltages are required at the gate to
turn the transistor on, eventually, when enough charge has been trapped, the transistor will not
be able to turn on. Ionising radiation can also release protons which can then interact with the
bonds at the Si-SiO2 interface where the proton bonds with a bound H
+ forming H2 and leaving a
positively charged dangling bond, the interface defect [Rashkeev et al., 2001]. This can be seen as a
second TID mechanism as it deforms the transistor’s I-V characteristic. Oxide traps and interface
defects have different temporal properties where the oxide traps are formed within seconds, while
the interface defects require hours to days to form. They also have different annealing properties,
where the oxide traps take hours or days to anneal, the interface defects tend to require elevated
temperatures to anneal, this process at room temperature has been measured to be in the order of
years. Another property for interface defects is that unlike oxide traps they are formed regardless
of the device’s bias [Holmes-Siedle and Adams, 2002]. The rate at which the oxide traps anneal
is attributed to three mechanisms, where some of the trapped charge relaxes through pathways
such as thermal excitation, electron tunnelling or are driven out by the trapped charge’s field. It
is these differences in process time-scales that can cause nMOS devices to “rebound”, reversing the
voltage shift caused by trapped charge in the oxide, as shown in Figure 2.21. Some nMOS devices
have been known to fully recover or even to overshoot (due to interface defects), others are only
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Figure 2.20: Trapping Zones at Si-SiO2 Interface [Holmes-Siedle and Adams, 2002]
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Figure 2.21: nMOS and pMOS Vth Shift with Dose [Holmes-Siedle and Adams, 2002]
able to partially recover; as for pMOS devices their performance is further degraded. The rate
of annealing does not have a universal trend due to the many variables which affect this process,
however in general the process is sped up at higher temperatures.
As devices continue to scale the mode of TID failure has changed, in modern devices failure is no
longer the result of a build up of trapped oxide in the gate oxide. In modern devices the gate oxides
are <20 nm, at this thickness the majority of the charge trapped is annihilated by tunnel electrons
which have a range of ∼6 nm [Holmes-Siedle and Adams, 2002]. In addition the interface traps in
thin gate oxides have less of an effect, where an oxide with a thickness of 10 nm only sees an increase
of +0.06 V at 100 krad [ASTM, 2012]. In modern CMOS devices, the dominant radiation response
is from oxide traps in the field oxide, used to separate transistors, where the oxide traps cause
leakage currents in the parasitic Field Oxide Field Effect Transistor (FOXFET) [Holmes-Siedle
and Adams, 2002]. Due to their thickness, field oxides are very susceptible to charge build-up, with
sufficient charge being built up in this region inversion can be achieved, causing leakage current,
at which point the nMOS transistor will conduct with the gate bias below the threshold voltage.
This can be seen in Figure 2.22 as well as the FOXFET between neighbouring transistors, in this
case a n-well bulk CMOS structure. Some devices have guard bands which are designed to stop
leakage current caused by the parasitic FOXFET transistor.
Enhanced Low Dose Rate Sensitivity (ELDRS) is a term applied to both MOS and bipolar devices
which exhibit an enhanced degradation when exposed to low dose rates, this was discovered when
devices, based on normal ground testing, were deemed to be radiation tolerant but were then found
to exhibit degradation in lower dose rate environments such as that seen in orbit. It was found that
at high dose rates a population of oxide traps is quickly created, this population then inhibits the
creation of interface traps, after irradiation the oxide traps are quickly annealed, this process leaves
fewer interface traps and hence the device displays less degradation. Under low dose rates, this
population of partially stable trapped charges is is not as large allowing the more stable trapped
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(a) Bird’s beak FOXFET [Torres and Flament, 2002] (b) FOXFET between neighbouring transistors
Figure 2.22: FOXFETs in CMOS Structures
(a) Oxide trap populations at high and low
dose rates
(b) Interface trap formation
Figure 2.23: Oxide and Interface Trap Variation with Dose Rate [Schrimpf et al., 2008]
charges to form resulting in a stronger radiation response. The paper [Schrimpf et al., 2008] has
a detailed look at the mechanisms behind ELDRS, Figure 2.23 details the oxide trap shielding
mechanism at high dose and how interface traps are created.
2.5 Standards
This section will asses the current state of testing standards published by ASTM, EIA/JEDEC,
ESA and the United States of America Military addressing Single Event Effects and Total Ionising
Dose, each of which offering a methodology to standardise SEE and TID testing. These standards
are adopted as the basic platform for testing by various testing groups and has helped standardise
their publish results allowing for better comparison.
The standards relating to SEE testing are as follows:
• ASTM Standard F1192 [ASTM, 2011b]
• EIA/JEDEC Standard EIA/JESD57 [EIA/JEDEC, 1996]
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• ESA Standard SCC-25100 [ESCC, 2014]
• United States of America Military standard MIL-STD-750-1 Method 1080 [United States of
America Department of Defense, 2014a]
While for TID testing the following will be used:
• ASTM Standard F1892 [ASTM, 2012]
• ASTM F1893 [ASTM, 2011a]
• ESA Standard SCC-22900 [ESCC, 2010]
• United States of America Military Standard MIL-STD-883J Methods 1019.9 and 1021.3
[United States of America Department of Defense, 2014b].
The following subsections will compare and present a summary of the key features used in SEE
and TID testing.
2.5.1 Single Event Effects
The four standards concerned with SEE testing as listed in Section 2.5 all have different focuses.
The ASTM and EIA/JEDEC standards focus on Heavy Ion (HI) irradiations where the ions Z
≥ 2, while the ESA standard also includes irradiation with protons. As for the United States
of America Military Method 1080 in MIL-STD-750E, it only focuses on SEGR and Single Event
Burnout (SEB) within power MOSFETs. As these devices are not the focus of this work, discussions
on this standard will not be included.
Firstly, the general test methodologies for SEE testing will be discussed, then the specific recom-
mendations form the standards will be discussed using the following topics heavy ions, protons,
252Cf (californium-252), focused pulsed lasers and finally the analysis of results will be discussed.
Testing Methodology
The user must determine what devices and effects they are going to test for as this dictates the
design of the test, how the effects will be observed and the facility requirements. For SEU testing,
it is recommend that different patterns, e.g. blanket of 0’s, 1’s or a checker board patterns are
written to the device pre-irradiation and then compared to the post-irradiation data in order to
check for any pattern or state dependence. To test devices with a complex internal state machine
for SEFIs the control device must be able to recognise the DUT is operating in a non-standard
way or to have ceased operating at all, the control device must then be able to reset the DUT.
For latchup testing there must be some form of power supply limiting or power line resistors in
place to ensure the DUT does not become damaged during the SEL, however these safety measures
should not stop the SEL from taking place, this needs to be configured during the development
stage. This mitigation allows each device to suffer multiple SELs which is needed to calculate the
average fluence required for the device to suffer a SEL. For SEU testing the DUT can be put in a
“worst case” scenario where the DUT operates at or below the device’s specified operating voltage,
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the device can also be stressed by operating at or near its maximum rated clock speed. For SEL
testing the “worst case” scenario occurs when the DUT is biased at or above the device’s specified
operating voltage. Temperature also affects a DUT’s SEL susceptibility where a higher temperature
represents the “worst case” scenario. For SEL testing these standards expect a significant device
variability due to differing designs and use of high-Z materials in the device’s Back End Of Line
(BEOL). A devices SEU response can also be tested via a static or dynamic method; the static
method involves writting a speciffic pattern to the DUT, then irradiating the DUT to the desired
fluence where the contents of the DUT is then read and compared to the original pattern recording
any bit upsets. For dynamic testing the DUT is written to and read during its irradiation with
any bit upsets recorded. The decision for which method to use may depend on the type of SEU
being tested for, the size of the memory device or the write/read speed which may reduce the duty
factor to an unacceptable level.
A decision also needs to be made as to whether the DUTs are going to be irradiated by heavy
ions, protons or focused pulsed lasers. If heavy ions are to be used the DUT needs to be de-
lidded, i.e. removing the device’s packaging leaving the die bare, after which the DUT needs to be
functionality tested to ensure this process did not damage the device. The HI irradiations need to
be carried out in a vacuum and in complete darkness. If the DUT is to be tested using focused
pulsed lasers then, for devices not in a Ball Grid Array (BGA) package, the back of the device
needs to etched away to enable back side irradiation, this is often carried out as many modern
devices have significant metallisation due to a complex BEOL with testing once more carried out
in darkness. While for proton irradiation the DUT does not need to be modified and the irradiation
can be carried out in air.
Information regarding the preparation and testing of the DUT and test board are as follows:
• Device survey to be carried out beforehand to aid the selection of the LET range within the
devices sensitive region, i.e. the selection of ion species and their energies
• For SEU testing the DUT sample must contain no less than 2 devices from the same lot and
date code (ESA), however 3 devices are recommended
• While for SEL testing a minimum of 3 DUTs is recommended
• Any test board to have the capability of accommodating a range of devices
• DUT to be tested by auxiliary tester or computer, capable of DUT initialisation, functional-
ity monitoring, operation under irradiation, real time error detection and data logging and
provide a diagnostic display
• Duty factor (i.e. ratio of time where device is susceptible to SEE) to be monitored in order
to quantify device vulnerability
• Measure accumulated TID to ensure no TID or collective effects come into play
• Beam uniformity to be determined before experiment, alternatively scintillators to be place
at corners of DUT to determine worst case uniformity
2.5.Standards 31
• Ensure no higher Z contaminants in beam
• Provide x & y axis adjustment and tilting and ensure no cables are in the line of the beam,
shadowing the DUT
When SEEs are observed during the first irradiation the experiment should be continued by
following one of these recommended procedures:
• Change flux to get statistically meaningful number of upsets without overloading device or
reaching maximum dose, e.g. 100 upsets or a fluence of 106 ions.cm−2
• Repeat irradiation run to ensure upset repeatability and beam stability
• Change beam angle or use different species with the same LET
• Change the device’s operating parameters, e.g. voltage
• Change temperature (if applicable)
• Change device
• Change the beam’s ion species to introduce new range of LETs
When SEEs are not observed during the first irradiation the experiment should be continued by
following one these recommended procedures:
• Increase fluence
• Change the beam angle
• Change the device’s operating voltage (increase or decrease depending on which SEE is being
tested for)
• Change device
• Change ion species
• Irradiate the DUT at near oblique angles, if an upset occurs, it suggests that the DUT is
close to its threshold LET (LETth).
The standards ASTM and ECSS also warn of the possibility of collective effects between SEE
and TID, to this affect they advise that the accumulated TID of a DUT must be monitored and if
suspected to have become significant to then be tested for afterwards. To ensure this is satisfied it
is recommended that all DUTs have their TID monitored/calculated to within ±10%.
Heavy Ions (HI)
Heavy ions are ions with an atomic number Z ≥ 2, for this the standards give advice on the selection
of ion species with regards to their Linear Energy Transfer (LET), the flux of the ion beam and
the fluence. They also discuss other factors such as tilting the DUT to increase the Effective LET
(LETeff ) and the associated risks.
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Linear Energy Transfer is the amount of energy transferred from the incident ionising radiation
to the material it is traversing and has the units MeV.cm2.mg−1. LET can also be described in
terms of charge created, this can be calculated with knowledge of the energy needed to create
electron-hole pairs in the material (for silicon this is 3.62 eV). heavier ions first with higher LET
to be used first once saturation is determined the LETth, which is the minimum LET required for
an SEU to be observed should be found
The standards recommend the following properties:
• All ions to have a range of ≥30µm in silicon, ECSS states ≥40µm
• For latchup testing the range in silicon should be ≥60µm
• Beam to be within ±10% of the desired beam energy
• Multiple species and energies are needed to fully characterise a device
• DUT should be tested to 2 × the LET required for cross section saturation or at least 120
MeV.cm2.mg−1
The LET of an ion traversing through a material is not constant, special attention must be paid
to ensure the LET is constant over the DUT’s sensitive volume. In addition, as an ion slows and
picks up electrons the width of its energy deposition cone decreases, as indicated in Figure 2.17 on
page 23. For Low energy ions knowledge of the overlaying material above the DUTs sensitive area
must also be known to in order to calculate the incident ion’s LET, this is done using Equation
2.1.
Es = E◦ −
(t/cosθ)∫
◦
(
dE(x)
dx
)
dx (2.1)
where:
t - Thickness of over layer
θ - Angle between the ion beam and the DUT’s normal, θ < 60◦
The DUT can also be tilted along either the x or y axis, this is intended to increases the energy
deposition and hence the LET of the impinging ions within the sensitive areas of a DUT; LETeff
can be calculated using Equation 2.2.
LETeff = LET / cos θ (2.2)
where:
LETeff - Effective LET of incident ion through sensitive volume
LET - LET of incident ion through sensitive volume
θ - Angle between the ion beam and the DUT’s normal, θ < 60◦
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If LETeff is used then the following should be considered:
• Validity of LETeff can be checked by using different ion species with same LET
• High angle LETeff to be avoided if possible
• Sensitive volumes, i.e the charge collection volume responsible for the SEE, is assumed to
have length and width of equal proportion
• DUT to be tilted along both x & y axis to verify the results are not affected by cell geometry
• Cosine dependence is not valid if the sensitive volume’s lateral dimensions are comparable to
its depth
• This thin region assumption is often broken in modern devices
Flux is universally recommend in the standards to be in the range of 102 to 105 ions.cm−2.s−1
with a uniformity which varies by no less than ±10%. The flux should be chosen to generate a
statistically meaningful number of upsets in single or multiple exposures of typical duration of 1 to
20 minutes.
Fluence is often determined by how susceptible the DUT is, the standards require either 100
upsets or a fluence of 106 ions.cm−2. When determining LETth, the standards recommend that a
fluence of 106 ions.cm−2 will be needed for soft devices while hard devices require 107 ions.cm−2
[ESCC, 2014] in order to have a high statistical confidence in the result. When a result is not
observed [ESCC, 2014, ASTM, 2011b] both state a fluence of 107 ions.cm−2 is required for statistical
confidence.
Cross Section is calculated by dividing the DUT’s number of measured upsets by the fluence
multiplied by the DUT’s duty factor, i.e. the fraction of total irradiation time the DUT was
susceptible to a SEU event. The fluence also changes if the DUT is irradiated at an angle and can
be calculated via Equation 2.3.
σ = No. of Upsets /Φ cos θ (2.3)
where:
σ - Cross section
Φ - Fluence after duty factor has been considered
θ - Angle between the ion beam and the DUT’s normal, θ < 60◦
The standard [EIA/JEDEC, 1996] defines a saturated cross section as when an increase in the
incident ions LET does not increase the DUT’s resultant cross section. The saturated cross section
has an area equal to the sum of all the DUT’s sensitive areas, however, if the incident heavy ions
cause multiple upsets then the cross section may be greater than the DUT’s geometric structure.
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Total Ionising Dose from the heavy ion irradiation can be calculated by using Equation 2.4
[ESCC, 2014]. A fluence of 106 to 107 ions.cm−2 can represent krad levels of dose.
TID = 1.6× 105 × LET × Φ (2.4)
where:
LET - LET of incident ion through sensitive volume
Φ - Fluence
Proton Irradiation
For proton irradiation the standard [ESCC, 2014] recommends similar advice to irradiation with
heavy ions with a few specific alterations:
• Proton source to be capable of an energy range of 20 to 200 MeV with a flux of 105 to 108
protons.cm−2.s−1
• For insensitive devices the flux can should be increased to 1011 protons.cm−2.s−1
• The DUT can be tested in air without de-lidding but must be normal to the beam
A proton beam with a primary energy of 200 MeV should not be degraded below 50 MeV, this
is to avoid excess energy spread at the DUT, for energies down to 20 MeV a primary energy of
50-60 MeV should be used.
The standard [ESCC, 2014] states that any proton upsets indicates the device has a LETth
≤ 6 MeV.cm2.mg−1. However, this is is at odds with the work carried out by ?? as repor-
ted by [Petersen, 2012], which showed that proton spallation products have an LET up to 14
MeV.cm2.mg−1.
For small feature technology > 90 nm direct proton upsets are possible [Hubert et al., 2009a],
for testing these sensitive devices it is recommended that a quasi-mono energetic beam is used in
order to minimise energy spread. The beam must be capable of providing protons with energies
of a few MeV at fluxes of 102 to 108 protons.cm−2.s−1. At these low energies the DUT must be
de-lidded and irradiated in the dark and preferably in a vacuum. In order to determine an accurate
LET the depth and material of the overlayers above the DUTs sensitive volume must be known.
Focused Pulsed Laser
The standard [ESCC, 2014] also issues some short advice on the use of focused pulsed lasers:
• Back side laser irradiation is recommended for non-BGA devices
• Localised charge created by single or Two Photon Absorption (TPA) [Schwank et al., 2011]
• High precision control to probe failure modes located in specific regions
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Californium-252
For the use of 252Cf, the standard [ESCC, 2014] issues the following advice:
• 252Cf sources produce fission products with a mean LET of 43 MeV.cm2.mg−1 and a mean
range of 14.2 µm in silicon; while this does not meet the standards it can be used for pre-
testing devices
• Activity of 37 MBq - 1.85 GBq
• Set-up placed in vacuum (<10−3 Torr), device de-lidded and shielded from light
• Source’s curve of flux/distance to be measured yearly
Results Analysis
A detail description of error bar calculation is provided in Appendix A of the ECSS standards
[ESCC, 2014]. The uncertainty of a cross section is given by the Equation 2.5
δσ =
√
(δN)2 +
(
N × δΦΦ
)2
Φ
(2.5)
where:
δσ - Cross section uncertainty
δΦ
Φ - Fluence uncertainty
N - Number of events
δN - Variance on the measured number of events
Due to the random nature of SEEs the probability of events follows a Poisson distribution,
the variance in the number of events is calculated using the chi-square distribution for a given
confidence level. In general it is recommended that a confidence level of 95% is used. An Excel
function to calculate lower and upper limits is provided as well as a table of error bars for different
numbers of events is also included in Appendix A [ESCC, 2014].
In order to apply a Weibull fit, Equation 2.6, to the results it is recommend that there are at
least five data points.
σ =
σlim ·
[
1− exp
(
− (E−E0W )S)] (E > E0)
0 (E < E0)
(2.6)
where:
σlim - Saturated cross section in cm
2.bit−1
E0 - Onset Energy in MeV
W - Width of rising portion of the curve
S - Power that determines the shape of the curve
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The EIA/JEDEC standards offer a breakdown of the useful points of the cross section curve:
75-80% - provide information on the shape parameter
50% - characterise the median critical charge of the devices sensitive area
25% - figure of merit type estimate of upset rate
10% - useful for comparing with previous data and with proton sensitivity through the
Bendel A parameter
0% - event onset threshold as determined by a cross section measurement at a value less
than 10−3 of the limiting cross section
The standard [ASTM, 2011b] does not recommend using the cross section curve to calculate the
onset threshold.
2.5.2 Total Ionising Dose
A summary of the Total Ionising Dose Test procedure recommended by the standards listed in 2.5
for both bipolar and CMOS technology will be given below, the standards are written predominantly
for long standing testing campaigns and verification of new devices or silicon revisions, many of
these recommendations have been omitted as they are not applicable or for reasons of time and
resource. If the resources exist, a large number of devices should be tested, if lot variability is to
be tested too then devices should be taken from three different lots, one from each lot should also
be used as the control. Preliminary tests are recommended when the resources are available.
The initial step to take in planning the test procedure is to carry out a literature survey to
establish if any work has been completed and published on similar devices, using their work as a
starting point for selecting the parameters for the test. If known, the voltages, biases and duty
cycles which represent the worst-case scenario should be used for the technology being tested.
TID testing is predominantly carried out using a 60Co (Cobalt-60) γ-ray source, protons can
also be used where the end application is in a predominantly proton based environment and dam-
age equivalence can be proved. In orbit the TID observed is mainly from protons and electrons
which produces a localised dose, centred around each particles track, these two particles also release
bremsstrahlung radiation which accounts for less that 1% of the TID as shown in Figure 2.4, while
the dose absorbed from γ-rays emitted from 60Co, due to it’s very nature, is much more evenly
distributed throughout the device. If the resources are available for preliminary tests then multiple
devices should be irradiated at different rates below 360 krad.hr−1 to determine if there are any
dose rate/time dependent effects. Otherwise, the dose rate for initial testing is recommended by
ESCC to be within the 3.6 → 36 krad.hr−1 range, while MIL-STD-883J and ASTM F1892 recom-
mend a higher rate within the range of 180 → 1080 krad.hr−1. When categorising a devices TID
response different devices should be irradiated to different levels, ASTM F1892 recommend these
levels to be 10%, 20%, 50% and 100% of the total dose the device is expected to see in its intended
application.
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During TID testing, the following conditions should be meet:
• ±10% flux uniformity
• ±10% dose rate
• <5% TID error
• 20◦C ±10◦C and not to vary more than ±5◦C during irradiations
• Voltages and bias not to vary by more than ±10%
• All dosing in testing campaign to be carried out within a 96 hour time frame
• Each device to be tested prior and post irradiation
If post irradiation testing is to be carried out off site then the temperature should not be allowed
to be increase by more than 10◦C and the initial testing should be carried out within 1 hour, or
10% of irradiation time (whichever is greater), of the irradiation ending, if the device has been
irradiated to failure then the devices should then be re-tested after 12, 24 and 168 hours, this is to
determine the affects of annealing. If time dependent effects are observed through annealing, i.e.
the performance of the device is restored or degrades further, then the ECCS standard recommends
that a new set of devices should be tested at a lower rate within the 36 → 360 rad.hr−1 range to
determine if the devices are susceptible to ELDRS. The MIL-STD-883J and ASTM F1892 standards
also offer different advice for testing for this effect, recommending the dose rate not to exceed 36
rad.hr−1. ASTM F1892 is the most complete standard and also offers advice on a myriad of
different accelerated dose tests.
A comparison of the dose rate recommended in these standards to various environments can
be seen in Figure 2.5, the dose rate observed in LEO is up to 6 orders of magnitude lower than
the standard dose rate recommended by ECSS and even lower for MIL-STD-883J and ASTM
F1892, clearly this disparity can result in different device behaviours due to the time dependent
mechanisms at play, as discussed in Section 2.4.2. The ASTM F1892 standard goes on to asses the
two mechanisms with regards to ground testing, stating that, devices undergoing ground testing
will have more oxide traps when compared to a device with the same dose due to the space
environment. Therefore the worst case scenario for negative gate threshold shift is easily assessed
for both nMOS and pMOS. For interface traps a greater number will be present when irradiated
at a space environment rate; the effect of interface traps can be increased in ground testing by
irradiation at a high dose rate followed by high temperature (100◦C) annealing, increasing the
positive gate threshold shift. If there is concern that during annealing the pMOS will recover then
the devices should be irradiated to 1.5 times the expected application dose.
Much work has been carried out in this area to develop best practices for assessing a device’s TID
response and the interplay of the root causes, however, these recommendations are often curtailed
due to the cost and availability of irradiation facilities and the associated time resources required
to carry it out.
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2.6 Mitigation
The role of mitigation is to reduce the effect of SEEs, allowing the satellite to function as intended.
There is a large body of work on mitigation techniques with various starting points and design
methodologies, with mitigation being applied from the transistor level up to the system level.
Mitigation techniques can be classified as avoiding or tolerating faults [Maqbool, 2006]. Fault
tolerant designs implement sufficient mitigation to allow the system to perform the task despite
the errors. While fault avoidance is where the system and its components have been designed to be
immune to the processes that lead to the errors. In general fault tolerant techniques revolve around
design on the system level, while fault avoidance is carried out on the device design/fabrication
level.
2.6.1 Fault Tolerance
Error Detection and Correction
There are many different implementations of Error Detection and Correction (EDAC), ranging
from the simple detection of an error within a data set to the detection and correction of multiple
bits/bytes in a data set. With the increased integrity of the data set comes a storage overhead and
an increased data processing time.
There are various EDACs used for protecting data but the most successful has been the block
error code called the Reed-Solomon (RS) code. When applying the RS code to memory, it is
separated into blocks of a specific size, an example is the modified RS(256,252) code used by
Surrey Space Centre (SSC) and SSTL which has a block size of 256 bytes and contains 252 bytes
of data and 4 bytes of parity data. This code is capable of correcting 2 bytes of data within the
252 byte block and can detect an error in up to 4 bytes [Maqbool, 2006]. The RS calculations are
carried out in software run on an external processor, when the data is accessed at a later point the
parity bytes generated by the RS code are used to determine if the original data has changed since
it was processed, if this is the case then up to 2 bytes containing errors can be corrected and up to
4 erroneous bytes can be located however the code will not be able to determine if any further data
is erroneous. More complex RS codes, which offer greater correction and detection capabilities, can
be used but this comes at the cost of a greater data overhead and an increased processing time.
On the bit level there is the Hamming code and its various incarnations, one example is Hamming
(12,8), this is where the code uses 12 bits to store and protect 8 bits of data using 4 bits as a parity
check; giving the system the ability to detect 2 errors and correct one [Schwartz and Wolf, 1990].
Hamming codes are frequently used with systems which employ a scrubbing routine, where the
memory is checked for errors and corrected if need be, this system, if frequent enough, is effective
at dealing with the SEUs created by the proton population in LEO. Hamming codes have been
the most popular scheme for fast RAMs [Tausch, 2009]. This is due to the codes speed and ease of
implementation; it is also frequently used due to the low probability of a second bit error within
the 12 bit block, however [Radaelli et al., 2005] has shown that the probability of the event being
an MBU rather than an SEU is highly dependent on a device architecture. The probability of non-
correctable upsets occurring in a certain number of random upsets (SEUs) has been calculated using
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statistics in [Tausch, 2009]. Work like this is becoming increasingly essential with the increased
susceptibility to low-energy protons in modern memory devices. With the flux of protons within
the SAA it can clearly be seen that mitigation techniques could be overwhelmed unless the SER
of both SEUs and MBUs are modelled correctly [Sierawski et al., 2009].
It is important to note that some of these methods are now used within COTS devices, for
example new devices such as the MR4A16BCNA35R based on MRAM technology uses an internal
ECC system which calculates 7 ECC bits for every 64 data bits [Everspin Technologies, 2014],
some MCUs are also including EDAC systems to meet safety standards set by the automobile
industry [Texas Instruments, 2013a].
Watchdog
Watchdogs are used to monitor a system to ensure it is still functioning as designed; this can be
done in two ways, one is to use an active watchdog while the other is passive [Maqbool, 2006, Label
and Gates, 1996]. An active system involves components/modules sending a signal to the watchdog
to keep the watchdog from taking action, if this signal is not received within a specific time period
the watchdog will assume an error has encountered and will carry out an action such as cycling the
devices power. A passive system involves the intelligent monitoring the operation of the system, if
an event (e.g. communicating with the on-board data handler) does not occur within a predefined
time scale then the watchdog will take action such as switching to a redundant system or power
cycle the failed system/device.
Care needs to be taken in setting a watchdogs time scale to ensure it is far longer than the
time taken by any of the systems operations, however if the device or system has entered into a
high current state it may be permanently damaged by the time the watchdog intervenes. Another
repercussions of using watchdogs for mitigation is that data maybe lost unless it is stored on
non-volatile devices, however even in this case the data maybe left in a unusable state.
Detect and Diagnose Packet
This technique [Maqbool, 2006] is used in systems where a supervisor is in place to monitor other
modules or devices. This is based on a periodic assessment of health, for example a microcontroller
will run a test sequence which will examine its functionality and program memory, sending the
results to the supervisor in the form of a DAD packet. The supervisor, with knowledge of the
test carried out, will then analyse the information within a DAD packet, allowing the supervisor
to determine a course of action, for example export of data in preparation for a software reset,
disabling of peripherals or for the device to be power cycled. The supervisor can also use external
sources of information if available, for example the current consumption of the unit, where a high
consumption could indicate the onset of radiation effects which, depending on the route cause,
could be resolved with a power cycle.
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Figure 2.24: A Block Diagram Example of TMR [Ruano et al., 2009]
Lockstep
Lockstep is where two or more devices carry out the same operations, the output is then compared,
if there are two devices then an error can be detected, if three devices are utilised then the error can
be corrected by using majority voting. The secondary and tertiary devices often have a delay placed
on their incoming clock and inputs, this is done in order to reduce the effect of temporal events, the
outputs and clocks are then synchronised for comparison. There are also other more complicated
implementations of lockstep [Abate et al., 2009], where lockstep systems have a checkpoint and
rollback capability, this is done using a Write History Table (WHT) to temporarily store the
addresses and values that have recently been written. Once the WHT is full the control unit
performs a checkpoint operation where by the system save an image of this “good” state and wipes
the WHT. When an error is found the WHT is flushed and the system is brought back to the
previous check point.
Triple Modular Redundancy
Triple Modular Redundancy (TMR) is where three identical modules carry out the same procedure
and their output is compared by a majority voter, if one device provides a different output then
the output from the other two devices is passed on as the correct output; this is shown as a block
diagram in figure 2.24. There are various variations of this basic idea, some use five devices for
added redundancy, while others will use three voters to mitigate against a voter experiencing an
SEE.
TMR can be used both on the device scale and within programmable devices such as FPGAs.
Within FPGAs, the most common mitigation is the combination of TMR and scrubbing [Ostler
et al., 2009], i.e. reading and re-writting of EDAC protected memory, with Figure 2.25 showing
its effect on device reliability, showing that TMR’d logic without scrubbing increases the chance of
error over time due to the increased cross section; this paper also offers a Mean Time To Failure
(MTTF) analysis of FPGA mitigation designs, stating that a system using more frequent voters
and a higher scrubbing frequency increases a devices MTTF.
Tools have also been developed [Ruano et al., 2009] to increase the efficiency of user implemented
TMR, for example [Pratt et al., 2008] offers a software tool, where the original Very-High-Speed
Integrated Circuits (VHSIC) Hardware Description Language (VHDL) code is analysed using a
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Figure 2.25: The Effect of TMR and Scrubbing on System Reliability [Ostler et al.,
2009]
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Figure 2.26: Low Side Current Monitor [Cruise et al., 2006]
mixture of signal probability and another method based on lookup tables to find SEU sensitive
sub-circuits. This selective TMR is then applied to the design generating the maximum reliability
for the users defined number of FPGA gates. The code can also place a higher priority on the
parts/sub-circuits which are more sensitive or design critical reducing the effect of possible SEUs.
Current Sensors
Current sensors are needed to detect SEEs, such as SEL, SEGR and some SEFIs [Pontarelli et al.,
2009], which produce a high current draw and prevent them from causing permanent physical
damage. These events can be mitigated on the device or the module level. On the device level
the voltage across a precision resistor at the ground or supply pin of the device is monitored. This
can be done by specialised components or using a design like that shown in Figure 2.26 where
amplification of the voltage over “r”, “Vr” is set by “n”, specifically V◦ = nVr.
When a pre-determined voltage (set via experimentation or device data sheet) is reached the
system monitoring the current consumption will then send a command to cut the power supply
in order to halt the SEE and its associated permanent damage. The system monitor can be at
the module or device level. On the module level the current consumption of the entire module
is monitored by the satellites power supply, in this system the inrush of current when a module
is switched on is the limiting factor as the current limit will have to be set higher than this;
however any device will have suffered permanent damage well before this level. For the power
switch to be connected directly to the device, the device needs to be completely isolated (e.g. via
optocouplers which offer galvanic isolation) from the rest of the board in order for the power cycling
to work, otherwise there is a possibility that the device will try to source current from a device
it is connected to, however this creates a large power, mass and volume overhead. Another issue
faced when using COTS devices is their increasingly small normal current consumption coupled
with lower current required for permanent damage to occur. This requires a high level of fidelity
which is also intelligent, where the system is able to differentiate between the false positives, the
inrush current when the device is switched on and an increased workload, and the true positive,
high current SEEs.
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Dynamic Redundancy
There are two different types and are differentiated by the terms “hot” and “cold”; the former is
where two devices are used to carry out the same task, when the primary fails the secondary takes
its place and continues with the computations being carried out. In the latter the secondary device
is in a state less susceptible to error, this often means the device is not powered; once a fault
occurs the secondary is powered with its initial settings and then proceeds to work as the primary’s
replacement [Maqbool, 2006]. Redundancy can also be used for memory devices, whether it is a
stand alone device or an internal part of a device, however if it is part of the same device then the
memory needs to be non-volatile, when a error which can not be corrected by any internal EDAC
is detected in the primary memory the data contained in the secondary is used.
2.6.2 Fault Avoidance
Radiation Hardened by Design (RHBD)
Radiation Hardened by Design (RHBD) is a process by which the manufacturer of the device takes
steps to reduce the device’s sensitivity to ionising radiation. These devices are typically made
using a larger fabrication node than current state of the art devices, hence have a higher power
consumption and depending on design changes (compared to COTS device) the device may also
have a lower performance.
Much work has been carried out in changing the design of transistors or the memory cell to
make these technologies less susceptible to ionising radiation, a brief selection will be mentioned
here, however as this is not one of the main areas of this work much of the work carried out in
this area will be omitted. Changes in transistor design are carried out with the aim of limiting
the devices sensitivity to different SEEs, these alterations may include the introduction of guard
rings/bands [Amusan et al., 2009b] and capacitors around the memory cell to dampen SETs [Ahlbin
et al., 2009]. MBUs have been seen to be reduced with the use of double width transistors at the
90 nm fabrication node, where, under irradiation with ionising radiation with the same LET, only
3 bits were affected, compared to 5 or more in the original designs. The cross section of MBUs may
also be reduced by changing die designs to have increased node capacitance and transistor drive
strength [Blum and Delgado-Frias, 2009]. An example of work on the cell level is [Shiyanovskii
et al., 2008] or [Nowlin et al., 2006] which has designed a memory cell consisting of 12 transistors,
this design produces a lower cross section than other commercial parts but it has not increased the
threshold LET, also shown in [Berg et al., 2009], other designs such as Dual Interlocked Storage
Cell (DICE) can not by upset by a single node strike [Mavis and Eaton, 2002]. Many RHBD
techniques are also still susceptible to SETs [Benedetto et al., 2005] [Lawrence et al., 2010], SETs
are proving to be a real challenge for future designs, one option is gated logic, controlled by a
system clock [Maru et al., 2010].
For the memory contained within control devices such as FPGAs and microcontrollers, EDAC
is still a very useful tool in reducing the effects of SEUs [Hafer et al., 2007], where increased
scrubbing frequencies can reduce corruption due to multiple bit errors. This technique offers a
hardness with a far lower overhead (24%) compared to memory cell redundancy (180%) [Hafer
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et al., 2007]. New devices such as the TMS570 [Texas Instruments, 2011b] and new MRAM
devices from Everspin [Everspin Technologies, 2014] use ECC to protect its internal memory; the
TMS570 also uses other mitigation techniques such as lock-step on it’s two R4F ARM cores, where
one is also flipped and rotated 90◦ anti-clockwise.
2.7 Heritage
Heritage is also a very useful tool for qualifying the radiation response of devices, however this
can only be achieved with frequent launch opportunities; all parties must also be willing to accept
the increase in risk for the possible gains heritage can deliver. The basic concept is to design and
fly experimental modules based on modern and possibly untested components. During the design
phase literature studies would be carried out to determine the technologies likely radiation response
based on older components. If there is available funds, basic ground testing should be carried out,
this is generally a TID test as these facilities are more easily available and the design/test requires
less man hours. The module is then included in a satellite with a proven design, where the new
module will be used on an experimental basis, in the best case scenario the module works as design
and offers greater performance and lower power consumption. If the module does not meet this
level of performance the satellite can always fall back onto it’s proven modules to complete the
mission requirements. Even in the worst case scenario data would have been recorded on the
response of many components and the ones which performed well now have proven heritage in the
orbits radiation environment. Successful modules after a sufficient period of time can be used as
the proven module for future satellites while newer components are tested in another experimental
payload.
This method has stood SSTL well; however, there are some concerns over its implementation;
due to the pass/fail nature of the system, parametric information cannot generally be obtained
which means it is not known how well the device will operate in any situation/environment other
than that which it was originally used for/in. This includes the orbit, period in solar cycle, design
of satellite (shielding) and its role within the system.
Chapter 3
Single Event Effects
In the previous chapter physical mechanisms of SEEs and TID as well as their definitions have
been discussed. This chapter firstly discusses, in Section 3.1, how the scaling of semiconductors
affects SEEs, where by a literature survey has been carried out collating the threshold LET and
saturated cross section of SRAMs fabricated on processes from 1.5 µm down to 65 nm. This
section then discusses the trends seen in SER, SBU, MBU, MCU, SEFI, SET and SEL; this is then
followed by a discussion orientated around the technologies used in semiconductors. In Section 3.2
synergism between SEE and TID is discussed, firstly addressing how synergism affects different
memory devices and discusses any work that has already been carried out in the area. The section
then looks at a number of satellite missions which have papers published showing a modulation of
SEUs over time, while, if possible, making sure they are not the result of solar variations.
3.1 SEE Trends
This section looks at the the effect of fabrication node scaling on device cross section, critical charge
and LETth. Firstly by reviewing papers which focus on the analysis of trend which is generally
carried out via the use of simulations. Secondly a review has been carried out cataloguing the cross
section, LET threshold and proton onset energy for bulk CMOS SRAMs covering the period 1988
to 2014 which translates to feature sizes ranging from 1.25 µm down to 65 nm. Finally the trends
in device SER, SBU, MBU, MCU, SEFI, SET and SEL will be discussed.
3.1.1 Fabrication Node
Work has been carried out by a number of people on the trends of cross section, LETth and Qcrit
with the scaling of technology. The experimental results from [George et al., 2003] show in graph
(a) in Figure 3.1 shows that device cross section per bit has decreased as technology scales to
0.18µm, with graph (b) from [Giot et al., 2008] showing that this trend has continued to the 90/65
nm node. Over the same fabrication node range a device’s LETth and Qcrit has also decreased, as
shown in the simulations carried out by [Dodd et al., 2004] and [Munteanu and Autran, 2008] and
illustrated in Figure 3.2.
As the critical charge required to cause an SEU decreases, it will become possible for the charge
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(a) SEU Cross Section.bit−1 Trends in 1.4→
0.18 µm Technology [George et al., 2003]
(b) Cross Section vs. HI LET for 130 → 65 nm SRAM [Giot
et al., 2008]
Figure 3.1: Cross Section Trend with Fabrication Node
released by direct ionisation from an incident proton within the devices sensitive volume to be
greater than its Qcrit. It was believed that fabrication processes below 0.3 µm would be susceptible
to direct proton ionisation, due to Qcrit scaling with node, and that these events would be three
to five orders of magnitude more frequent than those due to spallation reactions which on average
occur once every 105 protons [Messenger and Ash, 1997]. However later work showed that only
technologies below the 130 nm node were susceptible [Pellish et al., 2010, Schwank et al., 2012,
Dodds et al., 2014, Rodbell et al., 2007, Sierawski et al., 2009, Cannon et al., 2010, Edmonds and
Edmonds, 2008]. The increase in cross section due to direct proton ionisation [Lawrence et al.,
2009] can be seen in Figure 3.3, where it shows the proton energy range which can cause direct
ionisation upsets when it is de-lidded, lidded and behind 1.6 mm of aluminium [Schwank et al.,
2012]. However the work carried out in [Hubert et al., 2009b], as shown in Figure 3.14, shows that
direct proton ionisation will become a dominant mechanisms at the 65 nm node and beyond. It
is thought that this delay in direct proton ionisation sensitivity is due to the sensitive volume and
charge collection efficiency also decreasing with fabrication node.
Graph (a) in Figure 3.2 is based on simulations carried out in [Dodd et al., 2004] indicating that
modern device are susceptible to α-particles. The α-particles are produced by trace amounts, of
contaminants, such as uranium, hafnium and platinum, in the wafer itself as well as the packaging
[Wrobel et al., 2009], it is generally considered that uranium is the main contributor [Martinie
et al., 2011, Wrobel et al., 2009] with the isotope 238U making up 99.3%; this isotope is the first
radionuclide which undergoes a disintegration chain involving fourteen daughter nuclei, of which
eight are α-particle emitters. The α-particles from this chain have energies ranging from 4.2 to
7.68 MeV with a range of 19 to 46 µm in silicon and a LET of 0.42 to 0.68 MeV.cm2.mg−1,
however at the Bragg peak this increases to 1.45 MeV.cm2.mg−1 [Martinie et al., 2011], if the α-
particle also traverses the sensitive volume at an oblique angle the LETeff can be greater than 2.5
MeV.cm2.mg−1 [Gadlage et al., 2011]. Simulation work carried out in [Hubert et al., 2009a] shows
that the SER increases as Qcrit decreases, where a change in Qcrit from 2.5 to 0.5 fC, representing
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(a) Simulated SEU and SET LETth Trends in 0.6 → 0.1
µm Technology [Dodd et al., 2004]
(b) Simulated Qcrit vs. Fabrication Node for different
structures [Shivakumar et al., 2002]
Figure 3.2: LETth & Qcrit Trend with Fabrication Node
a node change of ∼130 to ∼65 nm [Wrobel et al., 2009], has resulted in the SER due to α-particles
increasing by an order of magnitude; while for ∼65 nm devices with Qcrit = 0.6 fC the SER due
to α-particles is within an order of magnitude of the SER due to direct proton ionisation expected
for 700km orbits.
Other work, such as [Wrobel et al., 2009] predicts that both the α-particle and neutron SER
will decrease with fabrication node, with their work covering the fabrication nodes 250 nm to 65
nm. These Monte Carlo simulations were based on the assumption of secular equilibrium, where
by the relative abundance of the daughter nuclei can be calculated from the parent as they are all
in equilibrium. These simulations also predicted that the devices fabricated on sub 65nm nodes
will be more sensitive to α-particle than neutrons with the higher energy α-particles causing the
majority of the upsets. A concern raised in the paper is the increased use of high-κ materials which
allows the continued scaling of Si devices; the paper stresses the need to ensure no alpha emitters
are contained within these high-κ materials as at this close proximity the device’s sensitive volumes
would be within the range/path length of α-particles, increasing the SER rate.
The work carried out over a wide range of SRAMs fabricated by different manufacturers on
different nodes in [Chatterjee et al., 2012] has shown that there is significant variation in α-particle
SER where the devices produced by some manufacturers have seen a significant drop, while those
produced by others have shown little variation or an increase. These differences can come from
a variety of sources such as the cell voltage, the purity of the source materials as well as the
memory cells design and surrounding control circuitry. It is clear that as fabrication continues to
scale changes need to be made at the design or fabrication level to mitigate against α-particles.
It is assumed that manufactures will not allow device reliability to be significantly affected by
α-particles, some manufacturers are including ECC modules within their advanced SRAMs, for
example Cypress Semiconductor [Badodekar, 2014].
The scaling of semiconductors is also affecting the ratio of control logic and memory array cross
sections, where the reduction in critical charge with fabrication node has resulted in the local and
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Figure 3.3: Proton Induced SEU Cross Section showing an Increase due to Direct
Ionisation [Schwank et al., 2012]
global control logic having a greater cross section due tot he large scale upsets they can cause.
This has been assessed in [Narasimham et al., 2010], where the control logic was found to have
contributed up to 60% of a 40 nm device’s cross section; in addition multi-node charge collection
is having more of an affect at these smaller fabrication nodes, as discussed in 3.1.2 however these
affects are design specific and can have a positive or negative affect on the radiation hardness.
Literature Review
A literature review of predominantly Institute of Electrical and Electronics Engineers (IEEE) pub-
lications between 1988 and 2014 has been carried out, looking for published SEU and SEL LET
threshold, proton onset energy and saturated cross section data for bulk CMOS SRAMs, this
translates to fabrication process scaling from 1.25 µm down into the deep sub-micron with current
papers studying devices fabricated using 65nm processes. The review focused on mainly IEEE
publications as these publications provided the radiation data as well as information on the DUTs
themselves, where as other sources of radiation data such as the IEEE Radiation Effects Data
Workshop [IEEE, 2012] and the European Space Components Information Exchange System (ES-
CIES) Radiation Database [ESCIES, 2015] rarely provide any fabrication node or cell structure
information, however in some cases this information has been obtained form other sources and have
been included in the dataset. From the heavy ion and proton data collected, six graphs have been
produced, the first two graphs are in Figure 3.4 and 3.5 showing the LETth and proton onset en-
ergy for SEUs for HI and protons respectively, for the HI graph a dashed red line, representing the
maximum normal incidence LET of α-particles in Si, was also included for reference. The next four
graphs show the SEU saturated cross section for both HI and protons, Figure 3.6 and 3.7 in terms
of cross section per bit and Figure 3.8 and 3.9 in terms of cross section per device. For SEL, the first
figures, Figure 3.10 and Figure 3.11, show the LETth and proton onset energy against fabrication
node respectively. While the later two Figures, Figure 3.12 and Figure 3.13, show the HI and pro-
ton cross section per device. These graphs use the data published in the following papers [George
et al., 2003], [Hansen et al., 2007], [Lambert et al., 2006], [Warren et al., 2008], [Harboe-Sorensen
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Figure 3.4: SEU LETth as a Function of Fabrication Node
et al., 2011], [Koga et al., 1988], [Koga et al., 1991], [Gorbunov et al., 2014], [Lawrence and Kelly,
2008], [Felix et al., 2006], [Savchenkov et al., 2013], [Roche et al., 2010], [Malou et al., 2011], [Dyer
et al., 2004], [Baggio et al., 2004], [O’Bryan et al., 2009], [Erhardt et al., 2002], [Darracq et al.,
2003], [Ikeda et al., 2005], [Nemoto et al., 1999], [Brothers et al., 1997], [Johnston, 1998], [Weulersse
et al., 2005], [D’Alessio et al., 2013], [Harboe-Sorensen et al., 2008], [Felix et al., 2008], [Alia et al.,
2014], [O’Bryan et al., 2011], [Schwank et al., 2005] and [Page and Benedetto, 2005].
In Figure 3.4 the line dotted line represents the Bragg Peak LET of an α-particle in Silicon.
From these results the threshold LET can be seen to decrease with the scaling of fabrication node
to 200 nm, however the majority of the LET values for the sub-200 nm fabrication nodes are upper
bounds. Upper bounds represent the case where SEUs are observed in the DUT at the lowest ion
LET the DUT was irradiated with, this means that the device’s LETth was not observed and is
at an unknown lower LET. This lack of data points rather than upper bounds is a pervasive issue,
where, as the fabrication node decreased less devices were tested to low enough LETs to determine
the device’s LETth. For proton testing, Figure 3.5 this is even more prevalent, where none of the
data points are onset energies but are instead upper bounds. This makes the assessment of these
results very difficult, however it is clear that if newer devices are sensitive to α-particles then they
will also have a low proton onset energy, while [Sierawski et al., 2009, Hubert et al., 2009b] has
suggested that sub-100 nm devices can be susceptible to direct proton ionisation. It is suggested
in [Petersen, 2008] that any SEE data fit by a Weibull logarithmic plot with a threshold below
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Figure 3.5: SEU Proton Onset Energy as a Function of Fabrication Node
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Figure 3.6: Heavy Ion SEU Saturated Cross Section per Bit as a Function of Fabrication
Node
0.04 MeV.cm2.mg−1 will likely be sensitive to direct ionising from protons and will require greater
analysis.
When considering the evolution of HI saturated cross section per bit with fabrication node a
decrease is seen, as shown by the trend line in Figure 3.6, however there is a clear device to device
variability. The decrease in cross section per bit is expected as the physical physical die size of
memory devices has remained comparable, however with the scaling of fabrication nodes the bit
density of these devices has increased. The devices which show an increase in cross section could be
an indication of an increased susceptibility to MBU events. For proton irradiations, Figure 3.7, the
trend line shows a decrease once more, however there are limited data points for fabrication nodes
greater than 0.6 µm with those recorded possibly exaggerating the trend due to the high device
to device variability. This variability is also seen to increase for the sub-300 nm nodes, however
this may simply be the product of more publications. On the other hand the increased variability
for the sub-300 nm devices could be the result of variations in the amount of high-Z materials
the devices uses and their proximity to sensitive volumes, with these materials becoming closer at
smaller nodes. However, [Uznanski et al., 2014] states that high-Z materials will only modulate
“hard” devices as a low sensitivity device would already have saturated at the energies required for
high-Z spallation products from the BEOL to become a significant source for upsets.
The saturated cross section per device against fabrication node, shown in Figure 3.8 and 3.9
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Figure 3.7: Proton SEU Saturated Cross Section per Bit as a Function of Fabrication
Node
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Figure 3.8: Heavy Ion SEU Saturated Cross Section per Device as a Function of Fab-
rication Node
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Figure 3.9: Proton SEU Saturated Cross Section per Device as a Function of Fabrication
Node
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Figure 3.10: SEL LETth as a Function of Fabrication Node
for heavy ions and protons respectively, was expected to remain consistent but with device to
device variations as fabrication node scales. As fabrication node scaling shrinks the size of a cell,
memory capacities are increased by more cells being placed within the dimensions of a standard
die, while any variations in the cross sections are likely due to the manufacturers decision to use
larger or smaller dies. For the proton irradiations this can be seen to hold true, while for heavy ion
irradiations the trend line shows a decrease on the order of a magnitude with fabrication node. This
in part is due to the device to device variability as well as the three devices that show a significantly
lower saturated cross section per device; these devices have an unusually small capacity (64, 128
and 256 kb) for their fabrication node and so can be expected to have a physically smaller die.
With these factors taken into account the trend for heavy ions is also as anticipated i.e. broadly
remaining the same size with a spread due to device to device variability.
For SEL, four graphs were produced, the first two graphs shown in Figure 3.10 and 3.11 show
the LETth and onset energy for HI and proton induced SELs respectively, the final two graphs,
Figure 3.12 and 3.13 show the SEL saturated cross section for both HI and protons in terms of
cross section per device.
The heavy ion threshold LET of SRAM devices, shown in Figure 3.10, depicts a trend where the
SEL LETth decreases with fabrication node, however this trend does not have a strong correlation
due to the large variability in the design of devices at the same fabrication node. The red dashed
line in the graph represents the Bragg Peak LET of an α-particle in Silicon, as can be seen some
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Figure 3.11: SEL Proton Onset Energy as a Function of Fabrication Node
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Figure 3.12: Heavy Ion SEL Saturated Cross Section per Device as a Function of Fab-
rication Node
deep sub-micron devices have a SEL LETth below this, for example in [Page and Benedetto, 2005]
a 150 nm SRAM was found to have a threshold of 0.3 MeV.cm2.mg−1 . This is at odds with the
accepted view that SEL should decrease with scaling due to the associated drop in cell voltage,
where the potential becomes too small to hold the SEL thyristor in conduction, this is discussed
further in Section 3.1.2. The two commercial SRAM devices tested in [Felix et al., 2006] (130 nm)
and [Malou et al., 2011] (90 nm) with SEL LETth > 60 MeV.cm
2.mg−1 are examples of decreased
susceptibility to SEL however these are clearly in a minority. If these results are representative of
real world operation, modern SRAM devices should not be used in harsh radiation environments
such as LEO unless they are used in a non-critical application or are latchup protected and part of
a TMR design. Again it is hard to asses the true state of proton onset energies as many data points
are upper bounds, where the experiment did not test with ions with a sufficiently low enough LET.
A trend line has also been plotted on the graph of SEL proton onset energy with fabrication node
in Figure 3.11; this trend line shows the expected increase in onset energy with fabrication node,
however the majority of these data points are upper bounds and so can not be used for determining
the trend of SEL proton onset energy with fabrication node scaling.
The trend lines presented in Figures 3.12 and 3.13 show an increase in cross section with fabric-
ation node scaling, with a large device cross section variability, where devices manufactured on a
similar fabrication node in 3.12 have a difference of 7 orders of magnitude in their measured cross
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Figure 3.13: Proton SEL Saturated Cross Section per Device as a Function of Fabrica-
tion Node
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sections. For protons the variation in cross section at the same fabrication node is less extreme. It
is also clear that for both heavy ions and protons and all fabrication nodes, the SEL cross section
increases with elevated temperature.
3.1.2 Single Event Effects
Single Event Rate (SER)
The Single Event Rate of a device is the predicted rate at which a SEE occurs in a specific
ionising radiation environment, in order for it to be calculated a number of measurements need
to be taken, including the Weibull fit parameters from ground testing and the properties (flux
and energy of Z ≤ 28 ions) of the ionising radiation environment in the desired orbit, a full
description of the process is described in [Petersen, 2008]. The ground testing can be carried
out using heavy ions, protons or lasers, while the radiation environment data is normally obtained
from Space Environment Information System SPENVIS [SPENVIS, 2014] unless data has been
gathered from another satellite in a very similar orbit. There are many different models used
for calculation the SER, for example, DOSRAD [EADS Astrium, 2007], MRED [Weller et al.,
2010], MC-Oracle [Wrobel et al., 2013] or Multi-Scales Single Event Phenomena Predictive Platform
(MUSCA SEP3) [Hubert et al., 2009b, Weller et al., 2009], the paper [Reed et al., 2013] provides,
details and an analysis of different models. Monte-Carlo models such as those based on Geometry
and Tracking 4 (GEANT4) [CERN, 2015] are replacing Rectangular Parallele-Piped (RPP) models
due to their ability to model a range of situations more accurately [Wrobel et al., 2013, Weller
et al., 2010].
Much of the work carried out on device SER over fabrication node is concerned with atmospheric
neutrons, a few of the papers are discussed here. The paper [Hazucha et al., 2003] shows that
SER/bit is decreasing as SRAM scales from 250 nm to 90 nm, while the SER/device is increasing,
the paper also predicts the SER/device for 65 nm to remain at the same rate. The paper [Dodd
et al., 2010] also agrees that the atmospheric neutron SER per device increases from 250 nm to 140
nm, but then decrease as the gate length scales to 90 nm, the experimental and simulation work
carried out in [Ibe et al., 2010] supports this too, showing the neutron SER to increase, 250 → 180
nm, and then decrease, 130 → 22 nm. The paper [Cannon et al., 2004] also shows the SER/bit to
be decreasing with scale, as does [Baumann, 2005]. [Baumann, 2005] also highlights the reduction
in neutron SER due to the removal of Boron, which with thermal neutron capture becomes an α
emitter; the Boron was located in the dielectrics near the sensitive volumes of pMOS transistors
used in modern devices. Despite the decreasing Qcrit with scaling, the neutron SER has largely
decreased due to two factors, the reduced sensitive volume and collection efficiency [Cannon et al.,
2004]. The concern over α induced upsets has been prevalent for a while, where [Johnston, 1998]
shows the LETth for devices over a 11 year period, scaling from 3 µm down to 0.35 µm, where the
LETth remains in the range 1.5 to 3 MeV.cm
2.mg−1, it has been suggested by [Lantz, 1996] that
this is a practical limit set by the manufacturers desire to keep the upset rate below a certain level
and so any α or atmospheric neutron sensitivity is mitigated for.
A large concern for SRAM SER is coming from recent work [Rodbell et al., 2007, Sierawski et al.,
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Figure 3.14: SER Observed and Simulated for Orbit of SAC-C Satellite [Hubert et al.,
2009b]
2009, Hubert et al., 2009a, Dodds et al., 2014] showing low energy protons (0.5 - 3 MeV) can cause
upsets via direct ionisation in 65 nm bulk CMOS SRAMs. In LEO this effect will be a significant
contributor to a device’s SER due to the large population of protons in the SAA and polar regions.
The work carried out in [Hubert et al., 2009b] shows the that there is good agreement between
the SER predicted by MUSCA SEP3 and that observed by the satellite Sate´lite de Aplicaciones
Cientficas-C (SAC-C) in a 705 km, 98.2◦ inclination sun-synchronous orbit. Based on results from
the SAC-C satellite and simulations from MUSCA SEP3, the topology described in [Luo et al.,
2004] and the experimental results from [Heidel et al., 2008], Figure 3.14 shows the trend in SER
with fabrication size. This figure illustrates the importance of SEUs caused by direct ionization
from protons, where there is a clear increase in SER/bit after the 130 nm node, where at the 65
nm node the direct ionization accounts for 75% of the SER. Further work carried out in [Hubert
et al., 2009a], shows that the effect of direct proton ionisation increases further at the 45nm node.
SBU, MBU and MCU
The tend in SBU, MBU and MCU is largely down to the design of the device; while Qcrit and cell
separation decreases, the charge collection efficiency and cell size also decrease, it is how the devices
design affects the factors that determines the response of the device. As discussed in this section,
cell designs and mitigation techniques can have unwanted affects which significantly increase a
deceive’s cross section, in some cases moving down to the next fabrication node can result in a
mitigation technique having the opposite affect.
For devices with a feature size greater than 100 nm the saturated cross section could be equated to
the device’s sensitive volume (e.g. the memory cell source and drain), however with MCUs occurring
below 60 MeV.cm2.mg−1 this correlation is no longer true [Lawrence and Kelly, 2008, Gorbunov
et al., 2014], its is more closely related to the diameter of the ions charge deposition funnel [Dodd
et al., 2001]. This is supported by [Gorbunov et al., 2014], where, through analysis of saturated
cross sections of the 6T and 6T GR designs it is clear that the sensitive areas include the source and
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gates as well as the drains, as the charge collected here can still be large enough to cause an upset,
a similar process could explain [Giot et al., 2007] where their work shows a continual decrease in
cross section from 130 nm to 90 nm, however at 90 nm the decrease becomes smaller while at the
same time MCUs are becoming more important. In bulk CMOS SRAM, the first part of the cell to
become sensitive is the nMOS drains, then at a higher LET the pMOS drains, however the cross
section grows larger than the physical size of the drain due to the diffusive transport models, which
explains the increase in cross section with higher LET [Dodd et al., 2001]. The fact that this is
not normally seen in other works is due to the use of larger devices where the cell-to-cell variations
would smooth over this step transition.
Despite the increased susceptibility to MCUs in modern devices, a devices with a higher SBU
cross section than MCU at lower energies will have a SER dominated by SBUs, such as the 90 nm
epitaxial CMOS device in [Lawrence and Kelly, 2008], this is especially true for deep sub-micron
devices which are susceptible to direct proton ionisation. Work carried out by [Hubert et al.,
2009a], for a simulated 65 nm SRAM, suggests that the majority of the SER will be due to direct
ionisation upsets caused by trapped protons in the Van Allen belts. The paper [Dodds et al., 2014]
also takes into account the direct proton ionisation component in scaled devices, including the
increased cross section with device inclination, which is an important component in an isotropic
radiation environment, the SER behind 100 mm Al in the International Space Station orbit is
shown to be mainly due to proton spallation events, however the shielding here is far higher than
that used in modern LEO satellites.
At small feature sizes, devices are also showing a complex interplay between the DUT’s orient-
ation (angle of rotation along one of two axis, illustrated in figure 3.15) and the SBU and MBU
response in ground testing [Tipton et al., 2008]. The tested DUT has a SBU cross section compar-
able to the DUT’s physical size, however with MBUs cross section is dependent on the orientation
of the DUT and shows its largest cross section at the grazing angles (79◦) along the p- and n-wells
of the device. Other work [Heidel et al., 2008, Rodbell et al., 2007] found that the angular SBU
response is different for protons with different energies, where low energies have a large modulation
and high energy protons show very little variation.
As components continue to scale MCUs are becoming more prevalent due the charge funnel
produced by incident radiation [Giot et al., 2008, King et al., 2010] and the decreasing separation
between memory cell [Tipton et al., 2006] as well as charge sharing [Amusan et al., 2006] and
bipolar amplification [Mahatme et al., 2011]. MCUs are expected to dominate modern SRAM
devices from 2015 onwards, where a devices SER is due solely to MCU events [Neale and Sachdev,
2014], at 130 nm the SER percentage for MCUs was found to be around 1% [Maiz et al., 2003]
while by the 65 nm node this percentage has reached 80% [Gasiot et al., 2007]. It has also been
shown that the MCU response to incident angle is becoming more prevalent as the fabrication node
scale [Tipton et al., 2008, Blum and Delgado-Frias, 2009].
The Figure 3.16 shows how the SBU/MCU SER ratio changes as technologies scale; both are
from SRAM neutron irradiations, with the SER continuing to reduce, this includes the 45 nm
node device based on Intel’s new “high-κ + metal gate” process. The SRAM cross sections for
neutron and proton irradiations are similar for energies above 20 MeV, for energies below this,
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(a) Well structure of DUT (b) Tilt angle definition
Figure 3.15: Preferred DUT Orientation Notation with Respect to Well Structure [Gad-
lage et al., 2010]
(a) 130 → 65 nm [Chatterjee et al., 2014] (b) 180 → 45 nm [Seifert et al., 2008]
Figure 3.16: SRAM SBU/MCU Ratio Scaling with Fabrication Node
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Figure 3.17: SRAM SBU/MBU Ratio vs MBU Size from Neutron Irradiation [Ibe et al.,
2010]
there is a divergence due to device packaging and the Coulomb barrier [Seifert et al., 2008] and
has also been shown in the paper [Dyer et al., 2003], which compares six SRAMs built on 0.5 →
0.35 µm technologies. The paper [Seifert et al., 2008] also gives scaling factors for converting the
total (SBU+MBU) sea-level neutron SER values to those expected in LEO and Geosynchronous
environments, 8000× and 11000× respectively, using Creme96 and 100 mm of aluminium shielding
and solar quiet conditions. However these conversion factors were calculated with an increased
cosmic ray flux, solar minimum, which when combined with the test device’s marked increase in
MCU susceptibility, would have increased the MCU contribution. The work, [Ibe et al., 2010],
also shows that the MCU multiplicity, i.e. the ratio of larger MCUs to two bit MCUs, for all
technologies remains comparable , this is shown in Figure 3.17.
There is significant concern in the increased MBU SER with fabrication node due to the fact
that MBUs are not resolvable by the simple EDACs commonly used which means that if this trend
continues more complex EDAC codes with greater storage and processing overheads will need to
be implemented to retain data integrity in radiation environments. Work carried out by [Tipton
et al., 2006] shows that at 130 nm the MBU component of the devices SER is simulated to be at
1%, while at 22 nm it increases to 3.6% [Ibe et al., 2010] and is expected to raise higher as the
technologies scale further [Neale and Sachdev, 2014], this trend can be seen in Figure 3.18.
The process of charge sharing has also been explored by [Amusan et al., 2009a, Amusan et al.,
2009b] showing that charge sharing increases as technologies scale and shows that nMOS-nMOS,
or multiple node, charge sharing allows incident ions to upset neighbouring cells too. This work
along with [Mahatme et al., 2011] illustrates the importance of the bit patterns for MBU testing,
where the physical locations of sensitive nodes, the incident ions energy and angle as well as the
devices interleaving scheme, results in some MBUs being more likely to happen than others [Ikeda
et al., 2005, Blum and Delgado-Frias, 2009, Seifert et al., 2006]. The difficulty in correctly analysing
SRAM MBU/MCUs is also discussed in [Radaelli et al., 2005] where bit-interleaving implemented
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Figure 3.18: MBU SER Ratio Scaling with Fabrication Node [Neale and Sachdev, 2014]
Based on Data from [Ibe et al., 2010]
by the manufacture results in physically close bit being part of separate words.
There are many different designs used by manufactures, each having its own affect on SEE
response, this is highlighted by [Chatterjee et al., 2014] who states that well engineering and layout
are now the main properties which determines a SRAMs cross section and LETth. Graph (a)
in Figure 3.16 shows an example of this effect on both SBUs and MBUs, where the two devices
manufactured on 65 nm use different designs as discussed in the original paper [Gasiot et al.,
2007], with the device built using a triple-well design has a higher MCU SER than its dual-well
counterpart. SRAMs based on the tipple- and dual-well designs are compared the paper [Chatterjee
et al., 2014] and show that the triple-well design has a higher cross section over the 65 → 28 nm
range, it also highlights a phenomenon discovered in [Chatterjee et al., 2011] and [Chatterjee et al.,
2012] which shows that for the 40 nm node the triple well design undergoes two bit flops, restoring
the correct bit and hence having a lower cross section despite the higher sensitivity at higher LETs.
This is due to charge confinement [Chatterjee et al., 2012] and multiple transistor charge collection,
due to the small transistor separations at these low fabrication nodes. The 28 nm node does not
exhibit the same bit reversal phenomenon unless it in low a power mode [Chatterjee et al., 2014],
where the lower voltage reduces the critical charge required for the state of the cell to flip, leaving
enough charge to allow the cell to flip once more. On the same node the ratio of SBU/MCU events
in triple-well designs is shown in [Chatterjee et al., 2014] to be higher than dual well designs.
Another mitigation technique increasingly used at the design level was discussed in [Gorbunov
et al., 2014] showing the effect of guard rings in reducing MCU errors. In this paper the standard
6T 65 nm SRAM has a high proportion of MCUs at all energies tested, where SBUs or 2-bit MCUs
are the majority at low energies, with increasing energies the component of MCUs consisting of a
greater number of bits continues to increase while SBU component decreases to as low as ∼20%.
For the design with guard rings, over the same energy range, the MCUS are greatly reduced, where
at the highest LET tested, 60 MeV.cm2.mg−1, the 2-bit MCUs only account for ∼20%.
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In Silicon on Insulator (SOI) SRAMs the gate is the most sensitive [Dodd et al., 2001], however
for higher LET a strike on the drain can cause an upset too, the paper then goes on to discuss
other papers results to add further weight, stating that the charge is coming from the substrate,
through the buried oxide via a temporary charge pipe created by the ion, at higher LETs the pipe
becomes more conductive allowing more charge sharing. It is suggested that this is a modern issue
created by the lower critical charge of scaled technology.
Single Event Functional Interrupt (SEFI)
Both “Soft” and “Hard” SEFIs have been observed in SDRAM [Bougerol et al., 2010] and NAND
Flash [Irom et al., 2010a] memories. In the 110 nm SDRAM the“Soft”SEFI was classified as upsets
across thousands of addresses up to the entire memory block where the data is lost and is followed
by an increase (up to a factor of 50) in current consumption, due to the forced discharge from the
cells affect, after the discharge the memory returned to the pre-event current consumption [Bougerol
et al., 2010]. Another SEFI which exhibits an increase in current consumption and number of errors
is believed to be caused by the interruption of the refreshing circuitry [Bougerol et al., 2010], this
SEFI is classed as “Hard” due to the associated continual increase in current, which if unchecked
could lead to permanent damage. Other SDRAMs have recovered from this SEFI state with the
re-instating of the “Read” command [Hafer et al., 2010].
These SEFIs are due to upsets in the memory device’s control logic; the work carried out by
[Bougerol et al., 2008] with TPA lasers has probed which parts of the devices control logic causes
the different types of SEFI, this is shown in Figure 3.19, this image also clearly illustrates the
difference in physical size of the control logic and memory cells. Fuse-latches are thought to be the
of the cause of address related SEFIs, they are used in modern high density devices as a method
of increasing a wafer’s yield, where the fuse is cut if the corresponding row or column is found
to have a defect. When the device is operated all the latches within the device load the state of
their fuse, a SEFI occurs when the latch is hit, the associated memory is then left accessible or
inaccessible depending on its original state, causing read errors in the entire row or column. In
this situation, to restore the correct latch values a command such as “Mode Resister Set” needs to
be initiated, forcing the reloading of all latches. [Bougerol et al., 2010]. Other examples of “Soft”
SEFIs are devices becoming stuck in a loop or becoming unresponsive, these effects can be resolved
via a reset command or by power cycling the device.
In NAND Flash, “Soft” SEFIs encompasses events with varying size, where a row or column up
to an entire page/block can contain erroneous data or become inaccessible, in some cases the data
was recovered through re-initiating the read command or with power cycling [Irom et al., 2010a].
For Flash devices high current spikes produced by the current pumps have been observed, after
which the devices are unable to erase or program data [Irom et al., 2010a]. This event in NAND
flash has been attributed to the use of highly doped material creating a low breakdown voltage;
unfortunately information on a devices doping is not readily available from manufacturers [Irom
et al., 2010a].
For more complex devices there are many different SEFI modes, the paper [Swift et al., 2008]
discusses those seen in the Virtex-4, for example the power-on-reset SEFI which trips the ICs power-
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Figure 3.19: TPA Anaylsis of SDRAM SEUs showing the Size Difference between the
Logic Circuitry and the Memory Cell Array [Bougerol et al., 2008]
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Figure 3.20: SET Propagation in 10-Inverter Delay Chains Built on 0.18 µm Bulk
CMOS [Dodd et al., 2004]
up sequence or the SEFI which halts normal communications with the device’s Joint Test Action
Group (JTAG) or SelectMap communication port. Mitigation techniques need to be implemented
for the various effects; during design refreshed some of these error paths are resolved but overall
there is an increasing trend in upset modes, with the Virtex-4 s exhibiting far more modes than
the Virtex-II [Koga et al., 2004]. Other devices such as the Marvell 64460 PowerPC exhibit “Hard”
SEFIs which are similar to a SEL event [Guertin and Irom, 2010], care must be taken when
analysing results to ensure the right conclusion is come to.
The paper [Irom et al., 2010a] also suggests that these “Hard” SEFIs will become more prevalent
with scaling of the fabrication process; [Benedetto et al., 2008] states that the global SEFI rate is
increasing, while [Oldham et al., 2009] claims SEFI is a more significant problem than bit errors
in advanced flash devices. Most memory devices display a trend of increased susceptibility due to
the increasing size of logic circuitry, where a single strike by ionising radiation can cause a large
number of upsets [Bougerol et al., 2010].
Single Event Transients (SET)
SETs affect both static and dynamic logic, specifically, transients can affect the logic chains in
microprocessors, microcontrollers and FPGAs as well as their clock circuitry [Wissel et al., 2009].
Transients also affect memory devices with control logic such as MRAMs [Hafer et al., 2012], Flash
and SDRAMs, in the case of a SDRAM studied in [Bougerol et al., 2010], a SETs in the voltage
regulator circuitry caused a large number of SEEs. It is also possible for a transient to reach or
occur in the Input/Output(I/O) circuitry, allowing the transient to propagate to other devices.
Figure 3.20 shows the simulated propagation of a SET through a chain of inverters before reaching
a latch and inverting it.
For a SET to occur a number of conditions need to be meet, the incident ion needs to create
enough charge, Qcrit (the same concept as used in SEU analysis), at a sensitive node [Wissel
et al., 2009] and for the resultant transient to propagate far enough to reach a latch; for dynamic
logic there is an additional requirement, the transient needs to reach the latch during it’s sensitive
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Figure 3.21: Location of different SEEs including SET Voltage Upset [Bougerol et al.,
2010]
window [Dodd et al., 2004]. The location of the SET determines how the SET affects the device
and often how it is categorised, in the MRAM [Hafer et al., 2012] the SET could be classed as a
SBU but because it is known that the MRAM cell does not change state due to ionising radiation
it was not. In the paper [Bougerol et al., 2010] a SET in an analogue part the logic circuit caused
a large number of bit upsets, this was due to circuits control of the capacitor common voltage,
where a drop in voltage occurs and the charged capacitors then discharge, the refreshing circuit
then retains these erroneous states, the number of cells affected depends on the amplitude of the
SET and hence the drop in voltage. For complex devices such as Flash based FPGAs it was
found that the SEU cross section stays constant with increasing clock frequency, while SETs occur
only when a certain operating frequency is reached, after which the device’s cross section rapidly
increases [Battezzati et al., 2009]. This difficulty in analysing SETs in complex modern devices
means that they are often simulated or tested with purpose built modules using standard design
libraries [Hubert et al., 2014], these modules are then either arranged to model established logic
blocks or as inverter chains [Ferlet-Cavrois et al., 2009], inverters are frequently used as a hit to the
reverse biased drain of an OFF transistor will always propagate (assuming the LET of the incident
ionising radiation is great enough) [Laird et al., 2009, Gadlage et al., 2004b].
For 100 nm bulk CMOS, ions with a LET as low as 2 MeV.cm2.mg−1 can cause SETs, this
LET threshold is low enough to be susceptible to α-particles, which are abundant as spallation
products [Dodd et al., 2004]. At the opposite end, a pulse-width limit has also experimentally
shown in [Makino et al., 2009], where SETs pulse-widths saturate for ionising radiation after a
certain LET [Dodd et al., 2004].
Transients approaching 1 ns in duration have also been predicted and observed [Gadlage et al.,
2004a] in bulk CMOS circuits from 50 MeV.cm2.mg−1 interactions, SETs with this duration are
an issue as they increase device error rates [Makino et al., 2009] and are also capable of overcoming
3.1.SEE Trends 69
(a) Without Broadening taken into account (b) Normalised
Figure 3.22: SET Trend vs Fabrication Node [Gadlage et al., 2010]
mitigation techniques [She and Mcelvain, 2009, Maru et al., 2010, Lawrence et al., 2010, Benedetto
et al., 2005]. Later work carried out by [Tuinenga and Massengill, 2009] has shown that these long
pulse-widths, ∼1ns, are a product of the broadening effect seen in long inverter chains; shorter
chains, which are closer to realistic designs, have shown much smaller pulse widths [Dodd et al.,
2010], while other work has shown a number of current CMOS designs have pulse width broadening
properties. The paper [Gadlage et al., 2010] further warns of the problems with experimental set
up and pulse broadening in the chain; Figure 3.22 shows how pulse broadening can skew the
results, this paper goes on to show that the work carried out on SET pulse widths in 130 nm bulk
CMOS technology is extremely variable with [Baze et al., 2006] stating widths less than 500 ps
while [Benedetto et al., 2006] states widths of up to 2 ns.
The affect of operating voltage on SET has been studied in [Benedetto et al., 2006], showing a
large affect on the SET pulse width, where a lower voltage (smaller fabrication node), increases
the SETs pulse width; this indicates that reducing the voltages of a device will increase its SET
susceptibility.
Trend predictions have been variable where [Mavis and Eaton, 2002, Benedetto et al., 2004, Bat-
tezzati et al., 2009] predict an increase and [Shivakumar et al., 2002] predicts that by 2011 the SER
in microprocessors due to SET would be comparable to that caused by SEU’s, while [Dodd et al.,
2004], predicts them to remain constant and [Benedetto et al., 2006] predicts a decrease with [Gad-
lage et al., 2010] experimentally showing a decrease at the 65 nm node. MOSFET based technology
has also been shown [Gouker et al., 2009] to have its SET pulse widths widened with TID due to
the trapped charge in the burned oxide reducing the pMOS transistors drive current, increasing the
time needed for the MOSFET to return to its original state, however, this effect is likely to only
be seen in very long LEO missions due to the large TID required for the effect to become significant.
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Figure 3.23: Dependence of SEL Cross Section on DUT Angle in Proton Irradiation
[Schwank et al., 2006b]
Single Event Latchup (SEL)
A devices SEL response is dependent on a number of parameters such as operating temperature,
operating voltage and the DUTs orientation. As the operating voltage or temperature increases
the LET required to trigger an SEL is reduced, it has also been shown that an increased voltage on
I/O pins can increase the likelihood of a SEL [Bird et al., 2009]. Due to the use of high-Z materials
(such as Tungsten) in the BEOL of modern devices, SEL has become highly dependent on the
angle of the incident ion beam [Hutson et al., 2009, Schwank et al., 2006b]; Figure 3.23 shows for
a constant LET the increase in cross section at larger angles from the DUT’s normal.
The simulations in paper [Boselli et al., 2005] indicates that over the 180 → 65 nm range the
critical charge has not increased, the temperature dependence is becoming weaker and that the
latchups are becoming harder to sustain, due to the transistor voltage scaling with fabrication
node, resulting in the transistor voltage being unable to sustain the latchup. The papers [Schwank
et al., 2005, Schwank et al., 2006b] look at the variation of cross section as CMOS technology scales
250 → 140 nm but does indicate a decrease for all angles of incidence and proton energies. The
paper [Felix et al., 2008] tests a 0.15 µm SRAM and shows no increase in saturated cross section
with increase incidence angle, however an increase in temperature was found to elevate the cross
section. For the lower energies an increased ion incidence does significantly increase the devices
cross section, this shows that while the incident angle lowers the LET required to trigger a SEL, the
sensitive area within the device remains the same. A 0.14 µm SRAM part also shows an increased
cross section for 85◦ incidence at lower energies and a comparable saturated cross section.
It has been shown that the increase in SEL susceptibility is caused by protons interacting with
Tungsten in the device’s BEOL, this was confirmed by [Schwank et al., 2005] with the use of a
SRAM with a known SEL LETth of 25 MeV.cm
2.mg−1 being susceptible to proton irradiation where
the maximum LET achievable LET from Silicon recoil atoms is ∼13 MeV.cm2.mg−1. A detailed
look at the mechanism behind the angle dependence of SEL is provided in [Schwank et al., 2006b],
their simulations show that a large proportion of secondary particles follow the same trajectory as
the primary and hence travel through the sensitive volume at an angle, lowering the SEL threshold
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LET. In addition, each spallation reaction produces a variety of particles with different ranges and
LETs, where there are less particles with an LET of 11 MeV.cm2.mg−1 than there are with a LET
of 7 MeV.cm2.mg−1, this, combined with the angular lowering of threshold LET is the mechanism
which produces a higher cross section at higher incident angle. In order to test whether a DUT such
as SRAM will experience SEL from protons trapped in the Van Allen belts, the paper [Schwank
et al., 2006b] goes on to recommends all devices to be irradiated at normal incidence with heavy ions
up to a minimum of 40 MeV.cm2.mg−1, in order to exceed to LET produced by Tungsten spallation
products which can reach as high as 34 MeV.cm2.mg−1, or to test with protons up to 200 MeV and
at large angles of incidence. When testing with proton for SEL the DUTs should be tested with
“worst-case scenario” settings, with the DUT operating at the highest voltage and temperature
stated in its datasheet and at incident angles of ∼60→ 85◦ [Layton et al., 2006], [Felix et al., 2008]
suggests two types of testing, where if a high energy proton source, ≥400 MeV, is available then the
DUT can be tested at normal incidence. However if only lower energy protons are available then
the DUT should be irradiated at grazing angles, where the secondary ions from the protons are
emitted isotropically with the spallation fragments having a LET greater than 25 MeV.cm2.mg−1
and a range of ∼20 µm [Clemens et al., 2010]. If SEL is observed in either condition then the
DUTs need to be irradiated at lower energies to determine the full SEL cross section; [Schwank
et al., 2009] and [Felix et al., 2008] provide a hardness assurance flow chart to aid testing.
The affect of high and low energy ions with the same LET on SEL response in SRAMs has been
carried out in [Dodd et al., 2007], showing that the higher energy ions can cause SEL at LETs lower
than that needed by the lower energy ions. This is achieved through nuclear reactions producing
secondary particles with higher LET and is due to the high energy, low LET ion having enough
energy to overcome the Si coulomb barrier. For devices with a direct ionising threshold of >15
MeV.cm2.mg−1 it is also possible for high energy/low LET ions to overcome the coulomb barrier
of the high-Z materials in the BEOL, however these reactions are far rarer and hence have a lower
cross section.
Simulations are carried out in [Hutson et al., 2007] to assess the susceptibility of 65 nm SRAM,
this study shows the asymmetric response to ionising radiation, where an LET of∼90 MeV.cm2.mg−1
is required for a normal incident ion to cause an upset while a grazing (90◦) ion only needs an LET
of ∼25 or ∼4 MeV.cm2.mg−1 in the X and Y direction respectively, the reason for this is clearly
indicated in Figure 3.24. This is a great concern for space applications as the radiation environment
is isotropic which means a large proportion of ions will have incident angles > 60◦. Similar findings
are found experimentally for 65 nm CMOS SRAM in [Hutson et al., 2009].
Another effect that has been seen in devices is called a micro latchup, where the current increases
but not enough to cause damage to a bond wire; these micro latchups can be seen as step changes
in the devices current consumption and may still be present after power cycling the device. If a
device suffers multiple micro latchups it may fail due to the associated heating effects [Mcmorrow
et al., 2006].
A detailed discussion of the different fabrication methods and their SEL response has been given
in [Dodds et al., 2012], where it has been found that SOI devices do not always remove the p-
n-p-n path, this has been observed in non-dielectrically isolated SOI processes, such as BiCMOS
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(a) X Orientation (b) Y Orientation
Figure 3.24: Charge Collection at X and Y Grazing Angle [Hutson et al., 2009]
Figure 3.25: 0.15 µm SRAM SEL Cross Section with Different Incident Angle and
Temperature [Felix et al., 2008]
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SOI technologies. This paper offers alternative structures which also have a lower SEL response,
where triple well designs, despite their p+/n/p/n+ path, have been found to out perform dual-well
designs by orders of magnitude while guard rings have also been found to be successful at the 180
nm technology node when tested using a pulsed 590 nm laser. The paper [Gorbunov et al., 2014]
also shows that for, 65 nm 6T SRAM designs, solid guard rings help to increase the threshold LET
for SEL, the paper also claims that intermittent guard rings had a similar effect.
In all there is a large variability in the SEL response for device fabricated with the same node,
where the BEOL metallisation and the device’s layout play a large part in determining a device’s
SEL response, in addition to this there is also a large DUT to DUT variation in SEL response as
with the other types of SEE [Schwank et al., 2005].
3.1.3 Technology
Floating Gate Memories
Floating gate memories with larger fabrication nodes generally only exhibited SEEs due to their
peripheral circuitry, causing a SEFI or SEL, with data in the array remaining intact and device
functionality generally returning after a power cycle [Gerardin and Paccagnella, 2010]. As flash
technologies continue to scale it is expected that the FG themselves will become more sensitive
to incident radiation and suffering “0” to “1” events, leading to the SEU cross section for the FG
arrays, which depending on the particular application, is becoming comparable to, if not larger,
than that of the control logic [Bagatin et al., 2008]; however, the smaller 63 nm SLC NAND device
in [Oldham et al., 2009] had a SEFI cross section is still larger. The scaling of feature size also
reduces the charge held by the FG [Gerardin et al., 2013], as a result the chance of an ion causing
a SEU is greater, this is because the charge deposited is more likely to be to shift the transistors
threshold voltage towards the devices reference voltage. Conversely [Irom et al., 2006] claims that
as the devices scale the charge collection depth as well as device architecture have resulted in less
charge being collected and for COTS devices the LET threshold has not changed significantly. The
papers [Irom and Nguyen, 2007, Bagatin et al., 2011] predict that the SEU cross section per bit is
to decrease with feature size scaling. Through scaling the reduced FG charge capacity and hence
smaller threshold voltage separation between the two states plus any shift caused by TID means
that SEUs are more likely to occur. The work carried out in [Bagatin et al., 2011] on MLC NAND
devices with feature sizes between 90 and 50 nm shows a SEU LETth less than 3.3 MeV.cm
2.mg−1,
the paper also states that studying these devices gives clues as to the radiation response of future
scaled SLC devices. However there is still a large variability to how the devices from different
manufacturers behave [Bagatin et al., 2011].
The paper [Irom et al., 2011] states that NAND flash is still most sensitive to errors in it’s
state machine, buffers and charge pump, however the degradation of Vth is still significant. Due
to the complexity and increased precision needed for MLC NAND devices they exhibit a greater
sensitivity to radiation. In increased complexity is due to the need to distinguish between the
current produced by the four logic levels stored in the FG. The paper then experimentally shows
that the SLC has a SEU saturated cross section less than the MLC part while the two parts have
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a similar SEFI cross section caused by its peripheral circuitry.
Typical SEFI events in flash result in a large number of errors, some have been found to self-
recover once the device is re-read while others require a power cycle and the part to be re-initialized
to return to normal operations. Failure in charge pumps are still observed in scaled devices [Irom
et al., 2010a], a 90 nm NOR flash tested in [Irom and Nguyen, 2007] suffered a failure during
irradiation with ions with a LET of 51.5 MeV.cm2.mg−1. New phenomenon are also being observed
as devices scale, for example in scaled NAND devices high current spikes have been reported during
the read process [Irom and Nguyen, 2007, Irom et al., 2010a, Irom et al., 2010b], however this is
device dependent as it has not been observed in all devices with a similar feature size [Oldham
et al., 2007] [Oldham et al., 2009]. These events are different to latchups as they are transient,
lasting for ∼400 ms and are not self sustaining.
In summary there is a large degree of variability in radiation response for NOR, SLC NAND
and MLC NAND flash devices, where SLC devices are less sensitive and also have a smaller cross
section per bit than MLC devices. In general the SEU LETth of advanced flash is below ∼3
MeV.cm2.mg−1. The cross section for the memory array is increasing and becoming comparable to
the peripheral cross section, the cross section per bit (cell) and FG are also decreasing though at
different rates [Bagatin et al., 2011]. For new ∼50 nm MLC devices the FG cross section is larger
than their physical size, this means that ion strikes outside this area are now causing upsets which
may or may not cause both bits to corrupt.
The radiation response of SONOS based flash memories fabricated on 220 and 90 nm parts was
assessed in [Tausch et al., 2007], where the devices showed an improved latchup response with
LETth increasing from 15.5 MeV.cm
2.mg−1 to greater than 58.19 MeV.cm2.mg−1, the static SBU
saturated cross section was found to slightly higher for the 220 nm device, however for both devices
the cross section was the same whether the devices were powered or not. They also both had a low
LETth of 1 MeV.cm
2.mg−1. However the devices exhibited 3 types of SEFI behaviour, the first
was a read error of the size fo the buffer, where re-reading the addresses resulted in the correct
data, this SEFI is believed to be due to the sense amplifier or data clocking section. The second
SEFI is described as a failure to read, data read as 0xFFFF and a failure to write successfully
where the status register reported the operation extending beyond their maximum timings, the
devices current also remained at its standby level. The third type of SEFI was observed during
erase/write/read testing where the devices current increased and remained at ∼20 mA.
MRAM
There are two types of MRAM on the market, the first is called Toggle MRAM and the second
spin-torque MRAM, the structure of the MJT stack as well as the way they are written to and
read is different for each technology. This section will predominantly focus on the Toggle MRAM
which has a MJT stack based on AlOx [Everspin Technologies, 2008] and uses a two phase shift
from the pulsed magnetic field generated above and below the MJT to program both a “1” and a
“0”. Radiation has been found to have no affect on the Toggle MRAM MJT itself [Gerardin and
Paccagnella, 2010], with the observed radiation effects due to the CMOS peripheral circuitry, which
has both a SEU and TID response, no work has been carried out to asses if these devices show any
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synergism between TID and SEEs.
A commercial 4 Mb Toggle MRAM with built in EDAC manufactured on a 180 nm CMOS
process was tested in [Tsiligiannis et al., 2013], where no upsets were found when irradiated with
25 - 80 MeV neutrons up to a fluence of 109 n.cm−2. A RHBD MRAM built on a 150 nm SOI
CMOS process has also been tested in [Katti et al., 2009] and shown to be latchup free up to 69
MeV.cm2.mg−1 at a fluence of 107 to 108 ions.cm−2, the device was also tested for TID response
and found to survive up to at least 1 Mrad. A smaller commercial Toggle MRAM, the MR0A08B,
built on a 130 nm CMOS process was assessed in [Heidecker et al., 2010], this device was tested
at an elevated temperature of 100◦C and found to be SEU and SEL immune to a LET of 83
MeV.cm2.mg−1 and fluence of 1 × 107 ions.cm−2. These devices were also fully functional up to
75 krad, after which bit errors started to occur, after 100 krad, the devices also experienced a
significant increase in current consumption.
At the sub-100 nm fabrication node, commercial MRAM, the MR2A16A, fabricated on a 90
nm CMOS process was tested in [Nguyen and Irom, 2007] and showed no TID failure up to 40
krad (at 25 rad.s−1), while at higher doses the devices started to show errors, one in the region
of ∼40 kb, while the others had errors in the hundreds. After annealing at 25◦C three devices
had recovered after 120 hours and the other two after 720 hours. However the SEL LETth was
found to be 7 MeV.cm2.mg−1, by 48 MeV.cm2.mg−1 the cross section was 6 × 10−4 cm−2; during
the latch up event the DUT’s current increased to a level 20x higher than normal and lasts for 2
seconds. SEL susceptibility is the main concern for modern MRAM devices, to this end RHBD
devices are being made from commercially available parts. In [Hafer et al., 2012] the response of a
RHBD MRAM based on a commercial design was assess, the original device had a SEL LETth of
17 MeV.cm2.mg−1 and functionally failed at 75 krad, while the RHBD design increased the LETth
to 112 MeV.cm2.mg−1 and functional failure did not occur until 100 krad. However, this RHBD
device still exhibits a low SEFI and SET LETth of 18.1 MeV.cm
2.mg−1, both SEFI and SET occur
during the read process and neither affect the contents of the MRAM and both can be mitigated
by toggling the “ZZ” pin before each read.
The new MRAM technology using the spin-transfer torque effect to alter the resistance was
tested in [Hughes et al., 2012] with 2 and 220 MeV protons to 1 × 1012 p.cm−2 and 60Co γ-rays
up to 1 Mrad, no degradation was found; the MJT stack was also tested in [Ren et al., 2012] with
0.1 eV to 10 MeV neutrons to a fluence of 2.9 × 1015 n.cm−2, again no functional degradation was
observed. This indicates that the higher capacity spin-torque MRAM will have similar radiation
hardness as Toggle MRAM, where the main source of susceptibility is from the peripheral CMOS
circuitry.
FeRAM
For FeRAM it is generally accepted that the peripheral circuitry is the source of SEEs or TID
effects [Gerardin and Paccagnella, 2010]. No work on synergy has been carried out on FeRAM,
however the following papers discuss both the devices static SEE and TID response. In the paper
[Nguyen and Scheick, 2001], two commercial Ramtron devices have had their low and high dose
rate TID response tested, the 64 kb FM1608 and the 256 kb FM1808 which are both based on a
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“2T-2C” design. For the high γ dose rate testing (50 rad.s−1), at a dose of ∼10 krad both devices
experienced a significant increase in standby current with the FM1608 showing many read errors
and the FM1808 showing 3 errors. By 25 krad, both parts had suffered a functional failure, with
the FM1608 stuck in the logic state “1”. For the low γ dose rate testing (11.6 mrad.s−1), both
devices showed a similar response, where their current consumption increased after 6 krad. At
20 krad, two of the FM1608 devices failed to read or write “0”, after annealing one of these parts
had only 20 read errors. The FM1808 devices all failed to retain data at 15 krad and just like
the FM1608 devices failed to read or write “0”. For proton based TID testing both devices failed
before 25 krad, where both failed to write “1” or “checkerboard”, while the FM1608 was also unable
to write “0”. Device which were unbiased were also irradiated and found to survive up to the
Mrad range. The paper [Hayashigawa et al., 2007] also did preliminary TID tests on a FeRAM
device with RHBD peripheral CMOS circuitry, this device was not functionally tested, however
their standby current was measured. These devices all started with a standby current <5 µA and
showed a large variability in radiation response, with one device reaching 7.3 mA at 25 krad and
10 mA at 125 krad, while the other two devices increased to 228 and 780 µA at 25 krad and 520
µA and 1.68 mA at 125 krad. This increase in current could be due to nMOS current leakage but
is much higher than the authors had expected. This paper also tested the FeRAM with 63.3 MeV
protons where irradiation to a fluence of 1011 p.cm−2 resulted in one device displaying 4 bit errors
in addition to two bit errors which were already present in the prototype device, the other two
devices tested showed no bit errors.
PRAM
Initially it was thought that chalcogenide cells were immune to upsets [Gasperin et al., 2008], where
any observed upsets originated from the CMOS based peripheral circuitry such as sense amps and
buffers of both hardened [Maimon et al., 2003] and COTS devices [Gerardin and Paccagnella, 2010],
however latter work on devices built on smaller feature sizes were found to be sensitive [Gerardin
et al., 2011, Gerardin et al., 2014].
The paper [Gerardin et al., 2011] used 256 MeV Ag ions with an LET of 58.2 MeV.cm2.mg−1 and
observed no errors in a 90 nm Numonyx PRAM, the devices were also tested for SEL and SEFI, the
LETth for SEL was found to be 15.9 MeV.cm
2.mg−1 which is higher than the 2.9 MeV.cm2.mg−1
reported in [O’Bryan et al., 2010] however these two devices were probably different revisions. The
SEFI response for the two device was also different where the device tested in [O’Bryan et al.,
2010] reported a SEFI LETth of 2.9 MeV.cm
2.mg−1; while [Gerardin et al., 2011] showed buffer
write SEFI at 15 MeV.cm2.mg−1 and write SEFI at <10 MeV.cm2.mg−1. The SEFI event during
buffer program was where the device reported a success but upon read back the data was found to
be incorrect. The paper [Maimon et al., 2003] irradiated PRAM to 2 Mrad, using 60Co and found
no bit failures, this paper also carried out static and dynamic testing where static testing showed
no upsets up to an LET of 98 MeV.cm2.mg−1, while the dynamic testing showed write failures at
60 MeV.cm2.mg−1 , however this was attributed to an ion strike in the peripheral circuitry.
Analysis of potential failure processes is carried out in [Gerardin et al., 2011] where simulations
are carried out to asses if displacement damage, micro-dose or the formation of latent tracks were
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able to cause a bit upset in the chalcogenide cell. The work shows that displacement damage
and micro-dose affects are not able to cause an upset in the cell, however latent tracks from a
heavy ion with a LET below 30 MeV.cm2.mg−1 are predicted to able to change the state of a
cell fabricated on a <32 nm process from “SET” to “RESET”. This “SET” state susceptibility was
tested in [Gerardin et al., 2014] where the PRAM device’s internal EDAC, used to mitigate against
the technologies base error rate, was overcome in a 45 nm device irradiated with ions with an
LET of 59.2 MeV.cm2.mg−1 at an incident angle of 60◦ along the word line. The physical process
which causes this upset is the localised heating caused by the incident ion which turns a portion
of the crystalline layer into is amorphous state and hence increasing the layers resistance. Upsets
were only seen at this incident angle and orientation, it is thought this dependence is due to the
rectangular structure of the heater, where the heater sees more of the increased resistance caused by
the ions track at this angle and orientation, which increases the probability of an upset [Gerardin
et al., 2014]. The paper states that the early SEU susceptibility at 45 nm, rather than at 32
nm [Gerardin et al., 2011] can be explained by a change in device architecture. Concerning PRAM
technology scaling, [Gerardin et al., 2014] predicts that PRAMs built on fabrication nodes half the
size of 45 nm will have a threshold LET of 15 MeV.cm2.mg−1 and at this LET the devices will be
susceptible to proton spallation products as well as GCRs.
3.2 Synergy
As discussed in the previous section the new non-volatile memory technology, such as MRAM,
FeRAM and PRAM are not expected to show any synergistic response, other than in their peri-
pheral CMOS circuitry. Synergy has been observed in both old SRAMs [Axness et al., 1988], [Er-
hardt et al., 2001], [Erhardt et al., 2002], [Koga et al., 2009] and new SRAMs [Schwank et al.,
2006a], [Fonseca Pereira Junior et al., 2014], [Yao et al., 2014], the mechanisms have changed as
technology has scaled and those behind the enhancement in modern memories has been discussed
in [Schwank et al., 2006a], however there is still some uncertainty as to which is the dominant
factor.
Devices based on FG have also been shown to suffer synergy when in a static state [Gerardin
et al., 2013], this mechanism is also discussed in detail.
3.2.1 SRAM
Synergy in SRAMs has been reported in a number of papers where some have called it the “imprint
effect” [Axness et al., 1988, Erhardt et al., 2001, Erhardt et al., 2002, Fonseca Pereira Junior et al.,
2014, Schwank et al., 2004, Schwank et al., 2006a, Shaneyfelt et al., 2008, Koga et al., 2009, Yao
et al., 2014]. The imprint effect in 4T-SRAM is discussed in [Bhuva et al., 1987], where the imprint
effect is where a cell remains in the same state during TID testing or for a long period of time in
orbit, during this time the nMOS transistor which is on experiences a greater shift in threshold
voltage, this reduces the noise threshold of the cell, where a slight decrease in voltage at the opposite
inverter could flip the state of the cell. This effectively creates a preferred “burnt in” state, which
means less charge is required to flip the cell back to its “original” state. Another paper publish in
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the same period also found this effect in a 6T-SRAM [Axness et al., 1988] based on a 2µ Sandia
CMOS III-C process [Massengill et al., 1986], where irradiating the device in one state then SEU
testing it in the opposite resulted in a decreased LETth and increased cross section.
In modern devices this effect does not come from a change in voltage thresholds due to trapped
charge in the gate oxides, which are now too thin ∼ 25 A˚, instead the “imprint effect” is due to
leakage current caused by trapped charge in the field oxide or Shallow Trench Isolation (STI) [Yao
et al., 2014].
A similar effect has been observed in the study of SET broadening in inverter chains. How
inverters are affected by synergy is assessed in [Buchner et al., 2010] using a chain of 180 nm bulk
CMOS inverters, these inverter were design specifically for this experiment, 130 nm bulk and SOI
CMOS inverters were also tested in [Cavrois et al., 2008]. The biggest difference between SRAM
cells and the inverters used in this work was their separation, on the order of many magnitudes,
this meant that only one inverter was within the diameter of the pulsed laser. This work has
found that the logic state of the inverters during γ-ray irradiation greatly affects the width of SETs
propagating through the inverter chain. Specifically they found through pulsed laser testing that
when the inverter chain is irradiated with a logic “1” at its input and is then subsequently tested
with the logic state “0” at its input the resultant SETs are significantly broadened, while if the
inverter is tested with the same input logic the SET width is contracted. The inverters in this paper
were tested to high levels of dose, 400 krad at 300 rad.s−1 from γ-rays, in the pulsed laser testing
and to 10s of Mrad from 59 MeV.cm−2.mg−1 ions in the HI testing, this represents a radiation
environment which is far removed from that of LEO however it is believed that the mechanisms
discussed in this paper are relevant.
As the gate oxide thickness in these inverters is only 25 A˚, it is believed that it is charge collected
in the STI between the transistors which causes the broadening. A build up of charge in this region
will induce a parasitic conduction path in the nMOS transistor making it harder for the transistor
to be switched off. As indicated in [Buchner et al., 2010], the paper [Faccio and Cervelli, 2005]
states that the relative magnitude of the current leakage is dependent on the transistor’s channel
width, where a narrower width channel has an increased leakage current. It is believed that this
charge collection in the nMOS transistor is the main mechanism, this conclusion is due to the
design of the inverter. When the inverter is in the logic high state the nMOS is on and the pMOS
is off, which means the nMOs gate is at a potential higher than its substrate while the pMOS is at
the same potential as its substrate. This potential difference which causes a fringing electric field
through the STI [Pershenkov and Chuikin, 1992] which then forces the charge created by ionising
radiation to the interface between the insulator and semiconductor; as the potential in the pMOS
is much smaller less charge is migrated towards its interface. This trapped charge then affects
how the transistor operates with the nMOS transistor becoming harder to turn off. When the
inverter is in the logic low state the nMOS transistor is off and the pMOS is turned on, in this
state the nMOS gate is at the same potential as its substrate and the pMOS is at a lower potential
than its substrate. This inverted potential pushes the positive charges away from the insulator -
semiconductor interface and into the STI where it will have little to no affect. This means that
inverters in the logic low state will exhibit little degradation. In SRAMs this affect will create an
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Figure 3.26: Schematic of 6T SRAM [Inductiveload, 2009]
asymmetric response favouring one state.
How this leakage current affects SRAMs, is explained in [Yao et al., 2014]. Suppose the cell,
shown in Figure 3.26, is initially irradiated with 1 at Q and 0 at Q¯, and the two states are then
reversed for SEU testing. In this situation the M2 is on and M1 is off in Q¯, however the TID induced
leakage current in M1 has lowered the voltage at the drain of Q¯, this means that less charge needs
to be collected on the drain of M2 for an upset to occur. In this scenario the cells noise threshold
has decreased and a smaller negative pulse, from incident radiation, is needed for the cell to enter
its uncertain state.
Synergy in SRAMs has been tested for in a variety of ways, with the most common being TID
irradiation with γ-rays followed by SEU irradiation with protons [Koga et al., 2009, Erhardt et al.,
2001, Erhardt et al., 2002, Schwank et al., 2004, Schwank et al., 2006a, Shaneyfelt et al., 2008]
while [Fonseca Pereira Junior et al., 2014] carried out SEU testing with neutrons and [Yao et al.,
2014] carried out both with protons.
Synergy has been observed when the DUT was not biased during γ-ray irradiation, the 0.45 µm
part, the D431000ACZ-70L, showed an increase of two orders of magnitude in cross section [Erhardt
et al., 2001], while the ∼1 µm [Koga et al., 1992] MT5C2568 device showed little change. In this
paper the D431000ACZ-70L was irradiated at 16.67 rad.s−1 to 100 krad and then tested with 13.5
to 490 MeV protons. The effect of dose rate was also assessed in [Erhardt et al., 2002], 3 groups of
4 devices were irradiated to 25 krad at 27.8 mrad.s−1 , 278 mrad.s−1 and 2.78 rad.s−1 and then left
to anneal for 3 months before proton irradiation, where the lower dose rate resulted in a increased
SEU cross section, an enhancement of around 50%, as shown in Figure 3.27. The number of stuck
bits were also monitored finding an enhancement, at 25 krad thier cross section had increased from
∼7 × 10−17 to ∼7 × 10−16 cm2.bit−1 and at 100 krad this has increased to ∼2 × 10−11 cm2.bit−1.
The effects seen in [Erhardt et al., 2001, Erhardt et al., 2002] are believed to be the result of
interface traps building up in the gate oxide which at the 0.45 µm fabrication node is still large
enough to collect a significant amount of traps to affect the voltage threshold of the transistor.
Smaller devices were assessed in the paper [Koga et al., 2009] which looks at three memories, the
0.18 µm 4T-SRAM (µPD4382322) from NEC, the 0.28 µm 6T-SRAM (IDT71V67603) from IDT
and the 0.25 µm 4T-SRAM (CY7C1360A) from Cypress. The NEC and IDT devices were irradiated
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Figure 3.27: Dose Rate Effect on Synergy in 0.45 µm part [Erhardt et al., 2002]
with with γ-rays, 50 MeV protons or heavy ions, these devices showed the usual increase in current
with TID and the synergistic increase in cross section when tested with the inverse pattern. With
the 0.18 µm 4T-SRAM NEC memory showing the effect from 10 krad with increasing variation to
40 krad, while in the 0.28 µm 6T-SRAM the effect has a later onset, with a noticeable difference
occurring at 40 krad onwards up to the maximum dose 100 krad. The paper states that the
mechanism behind this is the change in threshold voltage for the nMOS transistor which was on
during the TID irradiation. Later, the NEC devices were irradiated further with protons, where
the cross section trend was found to reverse and increase from 40 to 70 krad, an explanation for
this has not been given, however it is uncertain if any significant annealing occurred between the
two irradiations. The average current for these two devices also increased with the NEC increasing
from 25 to 30 mA and the IDT increasing from 10 to 100 mA at 100 krad. The Cypress devices
was irradiated with 50 MeV protons and showed the opposite effect of the “imprint effect” where
testing with the same pattern as the one the DUT was irradiated with produced a larger cross
section and when tested with the inverse pattern the DUTs cross section decreased, this was also
seen in a similar part in [Schwank et al., 2006a]. The authors of [Koga et al., 2009] believe that the
main TID response in this 4T-SRAM is in the off transistor causing a greater current leak than
the on transistor though no physical mechanism has been suggested, while [Schwank et al., 2006a]
offered no suggestion. These device also showed an increase in leakage current from 3.7 mA to 4.8
mA.
Another sources for the difference response discussed in [Koga et al., 2009] could be from the use
of protons for the TID irradiations, where protons deposit a localised dose, while γ-rays deliver a
more uniform dose deposition, however in [Schwank et al., 2004], these two sources of dose caused
the same synergy effect in two different devices fabricated on 0.5 µm and 0.25 µm. Using the same
0.25 µm device, the paper also showed that there was little variation in leakage current between
that caused by protons or γ-rays at specific dose, despite the post 60Co irradiation annealing. This
paper states that the worst case for synergy testing is to irradiate in specific pattern, then to write
opposite on SRAMs then statically test them. The TID irradiation was carried out incrementally
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Figure 3.28: Synergy Response in Multiple SRAMs Fabricated on Nodes ranging from
0.5 µm to 140 nm [Schwank et al., 2004]
at 150 rad.s−1 and SEU testing was carried out with 7 × 109 p.cm−2. The Figure 3.28 shows the
affect of dose of SEU response multiple SRAMs build on different fabrication nodes. Vendors B to
D are built on 0.5 µm and 0.25 µm and B and C are 4T-SRAMs while the design of vendor D is
unknown. These three SRAMs show a clear increase in SEU cross section with dose, while vendors
E and F showed no increase, these two devices are both 6T-SRAM designs built on the 180 nm
and 140 nm fabrication nodes. Another difference not marked on the graph is that Vendors B, C,
E and F were irradiated with 50 MeV protons while Vendor D with 105 MeV protons.
The paper [Schwank et al., 2004] indicated that the increase in SEU could have been due to
increased current leakage from the peripheral circuit, again through parasitic field oxide transistors,
this leakage current would then decrease the devices internal power supply’s output voltage. A lower
voltage applied to the cells decreases its noise threshold, this combined with the cell’s increased
leakage current increases the chance of a SEU occurring. However, further testing in [Schwank
et al., 2006a] with 10 MeV X-rays at a dose rate of 1667 rad.s−1 showed that this was not the
case, when only the peripheral circuit was irradiated it produced a much lower leakage current and
SEU cross section, while with only the memory array irradiated the leakage current and SEU cross
section was comparable to the previous results published in [Schwank et al., 2004]. The paper does
however show that the DUTs which show a synergistic response also show an inverse relationship
with Vcc, where a lower Vcc results in an increased cross section and a higher Vcc results in a lower
cross section. This is due to the device not having an internal regulated power supply but instead
uses bias level shift circuitry to control the voltage to the SRAM cell array. It is possible that the
global increased current leakage causes the voltage provided by the bias level shift circuitry to drop,
this would degrade the noise threshold of every cell in the memory device, regardless of whether
the cell is in the inverse state to TID, hence increasing the devices cross section. However, without
detailed information on the design of the bias level shift circuit it is not possible to determine if
this is true. This paper does however give guidance to “worst case” testing for synergy, where in
general the DUT should be tested at an elevated temperature and biased at a reduced voltage.
Low energy 3 MeV protons were used in [Yao et al., 2014] for both TID irradiation and SEU
testing; for TID a flux of 1 × 109 p.cm−2.s−1 was used, while for SEU testing a smaller flux of 1
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× 105 p.cm−2.s−1 was used. During TID irradiation the chequerboard pattern was written to the
device and during SEU testing the device was tested with different patterns. Using this method
synergy was observed in two Renesas SRAMs, one manufactured on a 0.25 µm node and the other
on a 180 nm node. For the 0.25 µm device a fluence of 8 × 1010 p.cm−2 was required before there
to be a noticeable change in the counter-chequerboard’s pattern. While for the 180 nm device the
cross section for the counter-chequerboard did not show a noticeable difference until a TID fluence
of 1.2 × 1011 p.cm−2, after which the counter-chequerboard cross section increased sharply to over
4 times the chequerboard cross section. Interestingly the “All 0” initially had a similar cross section
to the counter-chequerboard, with “All 1” having a smaller cross sections, while for the last test
both “All 0” and “All 1” had a cross section smaller than half of the counter-chequerboard cross
section, this indicates that there may be some interaction with the cell’s neighbours or a property
of the cells design is favouring the logic “1” state.
A 130 nm device, the IS62WV25616BLL SRAM, has also been shown to exhibit a synergistic
response. This device was irradiated while biased to 796 krad and then tested for SEUs with
∼1 keV to 10.8 MeV neutrons in the paper [Fonseca Pereira Junior et al., 2014], this experiment
had a low dose rate of 458 mrad.s−1 and the SRAM showed an increased cross section with dose,
increasing from 0.95 × 10−14 cm.bit−1 to 1.13 × 10−14 cm.bit−1, this device showed no pattern
preference, the cross section for “1” to “0” is equal to “0” to “1”.
3.2.2 Flash
The memory cells within a NOR or NAND flash do not have an exact defined charge or state,
instead their threshold voltages have a Gaussian distribution around the two states, this can be
seen in Figure 3.30, however these distributions are limited by a devices use of reference voltages
used to verify the erased or programmed state. TID degradation slowly shifts these threshold
voltages while SEUs are the result of an incident ion causing a cell to lose its stored charge and
hence move towards the erased population, if enough charge is discharged for the cells threshold
voltage to fall below a reference voltage then the cell will have flipped from a “0” to a “1”.
The affect of TID on these populations can be seen in Figure 3.29, where the Vth separation
between these two populations decrease with dose. TID degradation in FG is discussed in [Gerardin
et al., 2013], highlighting three mechanisms, the first is the injection of charge into the floating gate
from the charge created in the surrounding oxides, second is trapped charge in the tunnel oxide
and the third is photoemission where the incident radiation imparts enough energy for the charge
in the FG to escape the potential well. TID degradation via trapped charge has become less of
a concern due to the use of thinner oxide layers, however tunnel oxide scaling has slowed due to
concerns over charge retention [Irom and Nguyen, 2007] with current tunnel oxides in the 7 - 10
nm range. The other two mechanisms are believed to be the main contributors to TID threshold
voltage degradation.
As for single event effects, they can be caused in the FG cell via two mechanisms, both of which
discharge the FG. The first mechanism is the creation of a transient conductive path through the
tunnel oxide [Cellere et al., 2004] to the substrate below and is active before charge recombination
takes place. However the physical origin of the discharge is unknown, it has been suggested that
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Figure 3.29: Shift in Flash Threshold Voltage with Absorbed Dose [Gerardin et al.,
2013]
the potential barriers collapse due to the charge created by the incident ions; recent suggestions
also include the creation of temporary defect in the tunnel oxide allowing charge to travel through
via trap assisted tunnelling, however the experimental results are not in agreement. The second
mechanism is caused by the energetic charge carriers created by the incident ion which then create
unbalanced tunnelling currents which flow in and out of the FG through the tunnel oxide; a
study of their relaxation times support this mechanism [Butt and Alam, 2008]. Another suggested
mechanism is micro-dose, where large amounts of dose (4 to 20 krad) is deposited in the gate
of the FG transistor via a single ion strike, the resultant charge traps and interface traps in the
oxides surrounding the FG would then case a threshold voltage shift which if large enough could
result in a upset [Dufour et al., 1992], [Oldham et al., 1993], [Conley et al., 2001], [Massengill
et al., 2001], [Oldham and Mclean, 2003], however it is now believed that this mechanism does
not play a strong role [Gerardin et al., 2013]. These types of upset are also thought to anneal
quickly due to the thickness of the tunnel oxide generally being <10 nm and have been observed
to do so [Oldham and Mclean, 2003, Irom and Nguyen, 2007]. However it is still believed that
the micro-dose mechanism is the route cause of charge pump failure which results in degradation
of their voltage output [Gerardin et al., 2013], although further investigation needs to be carried
out [Oldham et al., 2006].
Heavy ions with a high LET have been shown to cause further effects, [Cellere et al., 2005],
describes permanent damage, where the initial upsets are re-programmed but over a period of
hours the threshold voltage of the affected cells shifts far enough for the errors to return; this is
found to be due to permanent damage called Radiation-induced Leakage Current (RILC) caused
to the tunnel oxide. High energy protons were also found to cause TID and SEE errors, with the
SEEs being caused by spallation products.
Work carried out in [Brewer and Gill, 2008] shows that heavy ion SEU sensitivity is increased
by TID when the memory is not erased. The increase in SEU can be seen by looking at Figures
3.29 and 3.30, in the first figure it is clear to see that with increasing dose the threshold voltage
of the programmed state shifts towards the erase state, this decrease in required voltage shift for
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Figure 3.30: Illustration of Flash FG Discharge and Resultant Vth Shift Required for a
SEU to occur [Gerardin et al., 2013]
a change of state increases the probability of an upset occurring. The work carried out in [Brewer
and Gill, 2008] was with a 65 nm NOR device which was irradiated with X-rays to a dose of 20
krad, the device was then irradiated with Si ions. A devices which had not been irradiated with
X-rays was tested with Si ions and showed no errors. A more detailed study was also carried out
in [Bagatin et al., 2010] where 90 nm and 65 nm MLC NOR devices were tested showing the effect
at the lowest dose tested, 10 krad.
3.2.3 On-obrit Observations
The solar cycle, is depicted in Figure 3.31 which shows the monthly mean and 13-month smoothed
Sunspot number taken from Royal Observatory of Belgium [SILSO, 2014] and follows a 11 year
period. The majority of the satellite data discussed in this section cover the period March 1987
to May 2009, which covers a complete solar cycle, starting in the transition from solar maximum
to solar minimum, then back through to maximum and after 2003 transitioning back to solar
minimum. As discussed in Section 2.1, in LEO the radiation environment is reduced at solar
maximum and increased at solar minimum. At higher altitudes the satellite is not shielded by
the Van Allen belts and follows the solar cycle where during solar maximum the solar component,
including SPEs, increases while GCRs flux decrease, while at solar minimum the opposite is true.
The synergistic effect has been seen in the S80/T satellite’s SRAM based 13 MB RAMDISK
which has reported an increasing daily SEU rate during a 6 year period, from August 1992 to
February 1997 [Underwood and Oldfield, 1998]. During this period the number of SEUs per day
increased from ∼400 to over 600, representing an increase of more than 50% while at the same time
the current draw of the OBC-186 and program memory current is seen to double. The original
study looked into whether this could be explained by an increase in trapped proton flux however
the Cosmic-Ray Experiment which was on-board the KITSAT-1 satellite, with the same altitude
and inclination, showed no significant change in the SAA proton environment [Underwood and
Oldfield, 1998], concluding that the increase in SEU rate and current draw is due to the estimated
8.5 and 12.5 krad absorbed dose. Ground testing found that these memory devices exhibited an
increased quiescent current at a total dose of 5 krad and above and the devices also showed a 25%
recovery after a 40 day unbiased room temperature anneal [Underwood and Oldfield, 1998]. The
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Figure 3.31: Monthly Mean and 13-month Smoothed Sunspot Number [SILSO, 2014]
MOS-1, at the higher altitude of 909 km and a 99◦ inclination, also had SEU data recorded during
the period March 1987 to November 1995 and was found to have a SEU rate which was modulated
with the solar cycle, where the TTL SRAM SEU rate dipped during the solar maximum [Goka
et al., 1998]. This paper also shows the SEU rate of CMOS SRAM, in the geostationary orbit
(35,786 km) satellite, the ETS-V, which also dipped during the solar maximum and then returned
to the same rate for the solar minimum, this indicates that these memories were mainly susceptible
to GCR and the SPE particle spectrum. Neither results show a synergistic response, with the SEU
rate being modulated purely by the solar cycle.
Another SSTL-built OBC onboard the satellite Alsat-1, which is in a sun-synchronous orbit with
an altitude of 686 km and 98◦ inclination, has shown an increase in SEU rate in it’s SRAM, from
41 to 119 SEUs per day, over the period November 2002 to October 2009 [Bentoutou and Djaifri,
2008, Bentoutou, 2012]. During this period the double bit and multiple bit errors also increased.
The SEU rates for the on-board RAMDISK is also shown to increase during this period, with the
majority of the events occurring in the SAA and some in the high latitude zones. The ICARE
module on the SAC-C satellite which has a sun-synchronous orbit at an altitude of 707 km and
98.2 ◦ inclination has had 8 years of SEU data collected from different manufactures using 0.5 µm
fabrication processes and is discussed in the paper [Boatella et al., 2010]. The total daily SEU
rate per device (excluding days with SPEs) is seen to increase over the period January 2001 to
May 2009, again this period lines up with the solar cycle transitions from maximum (2000-3) to
minimum (2006-9). For the period 2004 to 2009 the SEU rate was monitor for the SEAKR SSR
which is part of the NASA Electronic Parts and Packaging (NEPP) Program consisting of 0.28 µm
64 Mb CMOS DRAM, KM44V16004AK-6, devices [Schaefer et al., 2009]. These devices were flown
in a LEO orbit, with at least 2.54 mm of shielding and are expected to have a TID of 8 krad after
5 years. The paper reports this increase in SEU rate per day to be due to the increased TID of
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the devices, however this period coincides with the solar cycle entering solar minimum. [D’Alessio,
2013] has analysed the TDM module’s in-flight data for the PROBA-II sun-synchronous satellite
at an altitude of 700 - 800 km and 98.3◦ inclination for the period April 2010 to December 2012,
showing a possible decrease in SEU rates while MCU rates remain constant as the solar cycle
approaches its maximum. This trend is seen in the TDM modules memories, the “Reference SEU
Monitor”, a multi-die device based on four AT60142F SRAM dies, as well as the AS7C34096A-
12TI, K6R4008V1D-TI10 and the ISSI IS61LV5128AL-12, with 90 - 93% of the SEUs occurring in
the SAA. While, the larger ISSI IS62WV20488BLL device is more sensitive, where 88% occur in
the SAA and 12% outside, the device also exhibits more MCU events, including events affecting
hundreds of addresses, which occur in both the SAA and polar regions. These results indicate
the that the SEU rates are dominated by protons with very few events coming from GCRs; these
devices have only seen around 600 - 1200 rads in these 2 years [Harboe-Sorensen et al., 2012] and
so are not expected to exhibit any synergistic effects.
An analysis of SEU rate trends in GEO satellites has also been carried out in [Hansen et al.,
2007], where the daily SEU rates of commercial SRAM used in the DSPs on-board two satellites
flown consecutively, the first data set covers January 2001 to April 2003 and the second covers
September 2003 to December 2005. This coincides with the solar cycle transitioning from a solar
maximum to a solar minimum. Based on a shielding of 2.54 mm [Hansen et al., 2007] the TID for
both satellites is estimated to be ∼15 krad [SPENVIS, 2014], however the paper does state that the
SRAMs are likely to be behind greater shielding, at 10 mm the TID would be ∼7 krad. As can be
seen in the papers second figure the SEU rate is, on average, increasing over this period, however
with the second satellite showing a SEU rate similar first satellite it indicates a synergistic process
is not at work here and the increase in SEU rate is due to the changes in radiation environment.
The Solar and Heliospheric Observatory (SOHO) satellite has also had in-flight SEU data pub-
lished [Harboe-Sorensen et al., 2002] on the onboard DRAM and SRAM memories which are
part of their solid-state recorder and global oscillation frequency instrument respectively, in total
this represents 2 Gb of DRAM and ∼23 kb of SRAM. These devices are not RHBD devices and
show typical cross sections (SRAM within an order of magnitude of devices used in S80/T RAM-
DISK [Underwood and Oldfield, 1998]) and threshold LET [Harboe-Sorensen et al., 2002]. The
paper presents the DRAM SEUs per minute for the period starting April 1996 to September 2001,
while the SRAM events per day covers the period from January 1996 to January 2001. This period
matches an increase in solar activity from a solar minimum in 1996 to the solar maximum in 2000,
where the SEU rate for both the DRAM and SRAM decreased. This shows that the SEUs in both
devices are predominantly caused by GCRs, as shown in the SER calculations located at the end
of the paper. The satellite’s TID was not mentioned in the paper, however it can be estimated
using SPENVIS, using the assumption that the shielding is ∼5 mm Al, for a high TID estimate,
it was found that the 5 year mission saw ∼7 krad from solar protons, if a shielding of 10 mm Al,
is assumed (predicted SEU rate still higher than observed), the TID drops to ∼3 krad; synergy is
not expected to have a strong affect at either of these doses.
This literature survey looks at a number of satellites, where the majority of the data published
is during the transition from solar maximum to minimum, with the exception of the satellites
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MOS-1 and ETS-V, where they all show the same trend of increasing SEU rate. Only [Underwood
and Oldfield, 1998] took measurements of the DUT current which showed an increase over the
same period. At this point it looks like synergy is not likely to occur in LEO or GEO radiation
environments. However, none of the publish data showing an increase in SEU rate include the
transition from solar minimum to maximum, by which point these satellites will have received a
dose greater than 5 krad. As for the results from MOS-1, ETS-1 and SOHO, they would not
have absorbed the dose shown to be needed in ground experiments for the affect of synergy to be
significant. This leads to the question as to whether synergy is an effect associated with high dose
rates rather than the low dose rates in orbit. It is hoped that further data is published for some
of the satellites discussed in order to determine the SEU rate for a full 11 year solar cycle. This
would give clear indication as to whether the increases in SEU rate is solely due to the radiation
environment or if synergy is also at play.
88 3.Single Event Effects
Chapter 4
Radiation Effects Board
The Radiation Effects Board is part of the module Micro Radiation Environment Monitor (MuREM)
onboard the satellite TechDemoSat-1, the module has been been designed to monitor the radiation
environment the satellite experiences. The environmental data collected includes the dose observed
by two RADFETs and the detection of heavy ions and protons observed by two PIN diodes all of
which are inside the module; this was complimented with the recording of single event effects data
on the new non-volatile memories FeRAM and MRAM as well as NOR flash and was provided by
the Radiation Effects Board. This module was designed in order to provide a comparison between
the SEE response of the devices in orbit and that acquired through the recommended ground test-
ing methods. The satellites launch date was envisioned to be in 2012 providing sufficient time
to collect onboard data and carry out the ground testing within the PhD period, however due to
delays in launch vehicles TechDemoSat-1 did not launch until mid 2014. During this period of
uncertainty it was decided that the PhD should switch its focus to synergy and it is an experiment
based on testing for synergy in modern memory devices that is covered in the following chapters.
However the FeRAM and MRAM models used on the Radiation Effects Board and a newer revision
of the NOR flash are included in the experiment design to test for synergy.
4.1 Aim
The current ground based radiation test methods are not truly representative of the in-orbit en-
vironment, this has lead to increased concern within the satellite community as to the validity of
ground testing results. To this end, MuREM has been designed to monitor the on-orbit radiation
environment and record the resultant SEEs in its onboard non-volatile memory technologies. It’s
small size and resource footprint allows for the module to be included in a range of satellites. With
the inclusion of the module, the operator gains valuable data on the dynamic on-orbit radiation
environment and its effect on the technology being flown. This knowledge, in turn can be used for
the design of future satellites and ground test regimes.
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Figure 4.1: An Artist’s Impression of TDS-1 in Orbit [SSTL, 2014a]
4.2 Design
The payload consists of three PC104 boards, the radiation effects board, the detector board and the
radiation dose board, for TDS-1 these boards were housed within a 10 × 10 × 4.5 cm3 Aluminium
case with a wall thickness of 1.5mm and has a total mass of 0.5 kg. MuREM uses a +5V regulated
power bus and operates in three different modes, Low Power (dose board), High Power (dose and
detector boards) and Full High Power (all three boards powered). The power draws for these
modes are 0.3, 1.6 and 3 W respectively. The module also requires two CAN addresses to transfer
data to the OBC. The dose board has a pair of RADFET dosimeters and a dose-rate photodiode
sensor, the design of the board allows for monitoring of any temperature and ELDRS related effects
allowing for accurate reporting of the adsorbed dose in silicon. The detector board has two large
area PIN diodes, the 3 × 3 cm2 diode is used to detect heavy ions with a LET in the range of 2
- 20 MeV cm2 mg−1, the 1 × 1 cm2 diode is to detect protons with energies 30 MeV, both are
design to be capable of measuring up to 5000 event per second. Further information on the design
of the detector and dose boards can be found in this paper published in IEEE [Taylor et al., 2012].
The design of the Radiation Effects Board was discussed with Prof. Craig Underwood and
members of staff at SSTL, with many suggestions provided by Martin Unwin. Through these
discussions it was decided that the design was to incorporate some of the devices that SSTL had an
interest in for future satellite modules. This list of prospective components was then assessed with
regards to the key system requirements of the payload. The Radiation Effects Board will be based
on the PC104 specification (96 × 90 mm2), powered via a +5V power switch with a 1A current
limit and transfer all data via UART to a C515.
Due to the time constraints originally set by the project, an engineering model was not used to
qualify the design, this lead to delays during the evaluation\testing phase of the project, ultimately
culminating in a second simplified design to ensure that a Radiation Effects Board was included in
the payload for the intended launch in 2012 [Taylor et al., 2012]. Both designs are based around
the PIC18F8680, used as the master device to both test the onboard DUTs and to transfer the data
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Table 4.1: A Summary of Active Components used on Radiation Effects Board Mk.I
Part Number Package Description
Microcontrollers
TMS570LS20216ASZWTQQ1 337NFBGA 2 MB Flash, 160 kB RAM, Flexray, CAN, 130 nm, 160 MHz
PIC18LF8680-I/PT TQFP-80 64 kB Programme Memory, 3328 B Data Memory, CAN, 40 MHz
Non-volatile Memories
FM22L16-55-TG TSOP-II-44 FeRAM, 4 Mb (256 kb x 16), 130 nm, 55 ns
MR0A08BCYS35 TSOP-II-44 MRAM, 1 Mb (128 kb x 8), 130 nm, 35 ns
S29JL064H70TFI000 TSOP-48 NOR Flash, 64 Mb (4 Mb x 16), 130 nm, 70 ns
Analogue ICs
AD9978BCPZRLCT LFCSP-VQ-40 14 bit CCD Signal Processor, 210 ps resolution at 75 MHz
AD5641AKSZ-500RL7CT SC70-6 14 bit DAC, ±1LSB Differential Non-linearity
OP90GSZ SOIC-8 Op-amp, 150 µV offset, 0.3 µV/oC
ADG708BRUZ TSSOP-16 8 Channel Analogue Demultiplexer
Logic ICs
74AVCH16T245DGG+112 TSSOP-48 16 bit Transceiver
74AVCH24T245DGG+118 TSSOP-56 24 bit Transceiver
SN74LVC138APW TSSOP-16 8 Channel Digital Multiplexer
TXS0102DCUR VSSOP-DCU-8 2 bit Bidirectional +3.3 V & +5 V Translator
74AC04MTC TSSOP-14 8 Channel Inverter
Interface ICs
SN65LVDT388ADBT TSSOP-38 8 Channel LVDS, 630 Mb/s
Power Management
TPS73701DRBT SON-8 Adjustable Voltage, 1 A, Low Dropout Voltage (130 mV at 1 A)
TPS73733QDRBRQ1 SON-8 +3.3 V, 1 A, Low Dropout Voltage (13 0mV at 1 A)
MAX6469TA18AD3+TCT TDFN-8 +1.8 V, 300 mA
Oscillator
ABL-10.000MHz-18-R50-B2 HC49/4H 10.00 MHz, ±20 ppm accuracy
via UART to MuREM’s secondary C515C, each design also needed to convert MuREM’s regulated
+5V to the voltages required by the DUTs.
The first design, which from here on will be referred to as Mk.I, was designed to test 3 non-volatile
memories, a CCD signal processor and a microcontroller. The non-volatile memorials selected were
the FM22L16, which is based on a Ferroelectric memory cell, the MR0A08B, which is based on a
Magnetoresistive memory cell and the S29JL064H which is a NOR Flash device. The CCD signal
processor is a high speed 14-bit precision device capable of operating at speed up to 75MHz. The
selected microcontroller is based on ARM architecture, featuring two R4F processors operating in
lock-step, ECC and parity checking and hardware self-test features. Another feature of the design is
that the non-volatile memory devices have standard pin configurations allowing for the use of other
devices in TSOP-II-44 and TSOP-48 packages in future missions without the need for redesigning
the board. The Table 4.1 list all the active devices used in the design of Mk.I.
The majority of the active components are located on the top side of the PCB, with the OP90s
being the sole exception. Figure 4.2 shows the physical layout of the devices listed in Table 4.1.
The board can be split into 4 sections, the top section contains the two voltage regulators needed
for the +3.3 V and +1.5 V power planes, the left hand section contains the microcontrollers and
the two transceivers for the address and data bus. The right hand side contains two types of
non-volatile memory, one type is MRAM, four devices in total, each device is 8-bit wide and has
been configured to work in pairs in order to mimic two 16-bit wide devices, each pair also shares
a single OP90; the second type is FeRAM, three devices in total, each 16-bits wide and with their
own OP90. While the bottom of the design contains two components controlled by the TMS570, a
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Figure 4.2: Location of Devices listed on Radiation Effects Board Mk.I
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Figure 4.3: CAD Design of Radiation Effects Board Mk.I
Table 4.2: Colour Code for Radiation Effects Board CAD Drawings
Layer Colour Description
Top Devices Green Devices Outlines
Top Electric Dark Blue Routing and Copper
Top Signal Purple Routing
Bottom Signal Orange Routing
Bottom Electric Red Routing and Copper
Bottom Devices Gold Device Outlines
NOR flash and a CCD signal processor; this section also contains a DAC, +1.8 V voltage regulator
and LVDS interface IC. To aid trouble shooting the Mk.I board was designed so that both the
PIC18 and TMS570 could be run via their Integrated Development Environment (IDE) allowing
for full control and analysis of their code in order to speed up the development and testing process.
Figure 4.3 shows the outline of the components on the top and bottom of the PCB as well as
the routing of the Mk.I design. The colour code for this image can be seen in the Table 4.2.
Mk.I was populated by SSTL by their clean room staff, some devices had to be reflowed, these
devices were then inspected using X-rays to ensure good alignment and contact between the pins
and PCB pads, some of these images can be seen in Figure 4.6.
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Figure 4.4: Populated Radiation Effects Board Mk.I
Figure 4.5: The Back of the Populated Radiation Effects Board Mk.I showing the OP90s
used for Current Sense and the TMS570’s Decoupling Capacitors
(a) TMS570 (b) AD9978A (c) TPS73701DRB
Figure 4.6: X-ray Images of Devices Soldered using a Reflow Oven
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Table 4.3: A Summary of Active Components used on Radiation Effects Board Mk.II
Part Number Package Description
Microcontrollers
PIC18LF8680-I/PT TQFP-80 64kB Programme Memory, 3328B Data Memory, CAN, 40MHz
Non-volatile Memories
FM22L16-55-TG TSOP-II-44 FeRAM, 4 Mb (256 kb x 16), 130 nm, 55 ns
MR0A08BCYS35 TSOP-II-44 MRAM, 1 Mb (128 kb x 8), 130 nm, 35 ns
S29JL064H70TFI000 TSOP-48 NOR Flash, 64 Mb (4 Mb x 16), 130 nm, 70 ns
Analogue ICs
OP90GSZ SOIC-8 Op-amp, 150 µV offset, 0.3 µV/oC
ADG708BRUZ TSSOP-16 8 Channel Analogue Demultiplexer
Logic ICs
74AVCH16T245DGG+112 TSSOP-48 16 bit Transceiver
74AVCH24T245DGG+118 TSSOP-56 24 bit Transceiver
SN74LVC138APW TSSOP-16 8 Channel Digital Multiplexer
TXS0102DCUR VSSOP-DCU-8 2 bit Bidirectional +3.3 V & +5 V Translator
74AC04MTC TSSOP-14 8 Channel Inverter
Power Management
TPS73733DCQ SOT223 +3.3 V, 1 A, Low Dropout Voltage (130 mV at 1 A)
Oscillator
ABL-10.000MHz-18-R50-B2 HC49/4H 10.00 MHz, ±20 ppm accuracy
The second design, which from here on will be referred to as Mk.II, is a simplified design based
around the same PIC18F8680 as in the Mk.I design, however the complex devices such as the
TMS570 and the CCD signal processor with its associated LVDS communications bus have been
removed. In their place two more S29JL064H NOR Flash ICs have been added, therefore the DUTs
for this design consist of three FeRAM, four MRAM and three NOR Flash memory devices. All of
the active devices used in this design can be seen in the Table 4.3.
With the removal of the TMS570 and AD9987A, the design was greatly simplified, for example
the +1.5 V voltage regulator circuitry was no longer needed and the associated power plane was
replaced with a +5 V power plane. The layout of the PCB can be seen in 4.7, the PIC18 is located
at the top centre, close to the inter-board connector and in a central position for cleaner routing,
allowing for a radial layout of the Address and Data buses. The data and address bus transceivers
then connect to the DUTs which make a “U” shape with devices each side of the address transceiver
and chip selected multiplexer and along the bottom of the PCB, unfortunately the space on the
PCB did not allow for river routing. The +3.3 V voltage regulator was placed in the top right
corner of the design to keep it close to the +5 V pin, due to the pin layout of the PIC18 this forced
the current sense multiplexing circuity to also inhabit the top right corner of the PCB.
However the current sense signal is provided by OP90s located underneath each DUT and run-
ning off the +5 V power plane, +5 V was selected to give a more accurate current sense reading.
The design of the low side current sense is taken from [Cruise et al., 2006] and is shown in Figure
2.26. These OP90s were all connected to the ADG708, the PIC18 then switched the ADG708 to
select a specific channel for the ADC reading. Another OP90 was placed at the output of the
ADG708 as a voltage follower, at the output of this voltage follower a zener diode was placed
to ensure the maximum voltage that can be delivered to the PIC18 is +3.3 V. A 1 MΩ resistor
connected to ground was placed between the voltage follower input and the output of the ADG708
to ensure the analogue line was kept low between the ADC readings.
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Figure 4.7: Location of Devices on Radiation Effects Board Mk.II
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Figure 4.8: CAD Design of Radiation Effects Board Mk.II
Figure 4.8 shows the outline of the components on the top and bottom of the PCB as well as
the routing of the Mk.II design. The colour code for this image can be seen in the Table 4.2.
Due to time constraints the final Mk.II PCB was hand soldered, Figure 4.9 shows the board just
after the final tests had been completed. Before delivery to SSTL, the test wires at the top of the
image were removed and the board was cleaned using Isopropanol to remove the remnant solder
flux.
For each SEE event, a data packet is sent the C515C, this packet includes the DUT the SEE
occurred in, the data pattern indicator, the address, the data at this address and the ADC value
of the DUT. This data is formatted in the way described in Table 4.4.
Where DUT has the range [0 → 8] indicating in which DUT the SEE occurred, while PTTN
represents the data pattern that has been written to the DUT as shown in Table 4.5.
Table 4.4 also shows how the ADC value, Address and Data is split into the 8 byte packet. Byte
4 is a replication of Byte 0 and is used as an identifier, this is due to the limitation set by the
second C515C where its refresh rate between its different operations needs to be kept high, in order
to do this the data packet is split into 4 byte sub-packets. Figure 4.10 shows the protocol used to
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Figure 4.9: Populated Radiation Effects Board Mk.II
Table 4.4: Format of Effects Board Data Packet
Bit
7 6 5 4 3 2 1 0
Byte 0 DUT PTTN ADC[9:8]
Byte 1 ADC[7:0]
Byte 2 DATA[15:8]
Byte 3 DATA[7:0]
Byte 4 DUT PTTN 00
Byte 5 ADDRESS[21:16]
Byte 6 ADDRESS[15:8]
Byte 7 ADDRESS[7:0]
Table 4.5: PTTN Code and their Respective Data Patterns
PTTN Data Pattern
000 0x55
001 0xAA
010 0x5A
011 0xA5
100 0x00
101 0xFF
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Figure 4.10: Protocol used to Transfer Data over UART
send each sub-packet via the Universal Asynchronous Receiver/Transmitter (UART) between the
PIC18 and the C515C.
This architecture allows the detector board to focus on motioning and logging particle strikes on
it’s PIN diodes and only service the Radiation Effects Board when it requests to send a sub-packet.
However to ensure that the Radiation Effects Board is operating correctly, an “Alive Byte” is sent
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Figure 4.11: Protocol used to Transfer “Alive Byte” over UART
to the C515C on the detector board, the protocol can be seen in Figure 4.11, if an “Alive Byte”
is not received within a 1-2 minute time frame the C515C will log the event and power cycle the
Radiation Effects Board.
The SEE data packets are stored on the C515C in a predefined array associated with a specific
address range, up to a total of 152 events can be recorded every 5 minutes, if this limit is reached
a flag is set and the C515C will increment the SEE upset counter but not store the SEE data.
The C515C will continue to only increment the SEE counter until a File Transfer Protocol (FTP)
download is requested over the Controller Area Network (CAN) bus by the On-Board Computer
(OBC) on TDS-1, which occurs every 5 minutes, once the SEE array is cleared the flag is reset and
the full SEE data is recorded once more.
4.3 Testing
The equipment used to test and verify Mk.I can be seen in Figure 4.12, this consisted of Mk.I
powered and connected to the PIC18 IDE to run in debug mode, an engineering model of MuREM’s
detector board and a PC with a CAN board. With this an artificial SEE were written to the DUTs,
the PIC18 then detected the SEE, an ADC measurement was taken, this measurement with the
erroneous data and address were placed in the SEE data packet.
The artificial SEEs were inserted at multiple locations throughout the DUTs address range using
“if (address % 1005 == 0 )” as a means of selecting multiple locations that are not linked when
analysed in binary or HEX but are easily assessed when viewed in decimal, the modulus was also
changed for each DUT, this process would have shown up any duplication of addresses as a result
of address lines not being isolated from each other during operation, it also ensured, while under
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Figure 4.12: Equipment used to Test Radiation Effects Board Mk.I
idea conditions, the DUTs did not affect each other.
The ADC values recorded by the PIC18 were also analysed where the output of the ADG708 after
the voltage follower was captured by a TDS2024B oscillators trigger function, where the trigger
was the ADG708’s EN pin, where the ON to transmit time is typically 12 ns. The PIC18 ADC
was set with an acquisition time of 38.4 µs, this setting was found to offer the best accuracy when
compared to the oscilloscope readings.
4.4 Launch
TechDemoSat-1 was originally targeted for launch in 2012, however after delays with launch vehicles
it was launched on top of a Soyuz-2-1b Fregat-M on the 8th July 2014 [Gunter, 2014]. TDS-1 is
expected to carry-out a three-year nominal mission in a 635 km, 98◦ inclination sun-synchronous
orbit, this orbit will allow MuREM to sample the South Atlantic Anomaly and the polar horns of
the outer electron belt.
The mounting location of MuREM is shown in the Figure 4.14, from Computer Aided Design
(CAD) models the equivalent of 5mm Aluminium total shielding has been assumed [Taylor et al.,
2012]. From this, using AP-8 predictions, it has been calculated that the mean MeV trapped proton
fluxes are expected to be ∼40 cm−2s−1, peaking at ∼3000 cm−2s−1 from AP-8 predictions [Taylor
et al., 2012]. By the end of the satellites 3 year mission, it is expected to have received a dose of
the order of 1 krad, this dose is expected to come from the trapped protons, trapped electrons with
associated Bremsstrahlung, and solar protons in an approximately even distribution [Taylor et al.,
2012]. In the orbit of TDS-1, the SEEs that the radiation effects board record is expected to come
predominantly from the SAA, with the rest coming from GCRs, the polar regions do not play an
important role as shown in 2.2.
102 4.Radiation Effects Board
Figure 4.13: Launch of TDS-1 on top of a Soyuz-2-1b Fregat-M on the 8th July 2014
[SSTL, 2014b]
Figure 4.14: Model of TDS-1 showing Location of MuREM [SSTL, 2014a]
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Figure 4.15: Visual Inspection of Transmitter Horn as part of Commissioning Phase
[SSTL, 2014a]
4.5 Commissioning and Data
In the first week of September 2014, MuREM passed the commissioning phase of TDS-1, during
which the data packets were downloaded to check that the payload is operating correctly. The data
downloaded showed that MuREM was working correctly and that the board responded as desired
when instructed to operate in its different modes. After the initial stages of commissioning the
command to power the radiation effect board was sent and the corresponding data included the
“Alive’ ’ byte which is issued from the radiation effects board once per cycle.
TDS-1 has since received the command to start its ordinary routine, an eight day cycle, of which
MuREM runs in High mode for 2 days, for the rest of the cycle the module runs in Low mode in
order for the RADFETs to operate as designed.
The data received from SSTL is a direct copy of the data sent by MuREM, this data is then
separated into HI, Proton, RADFET and SEU data in MATLAB. The complete 1350 byte data
array is transmitted from MuREM each time a FTP transfer is requested. From this the radiation
data can be easily extracted for analysis. The “Alive” Byte, which is also included in MuREMs
telemetry, is always situated in the 401st data byte, the next 16 bytes are the SEU counters and
the last 932 bytes are used to store the details of each SEE. Beyond the initial checks to ensure the
module is working as desired, the module has not been powered long enough to warrant a detailed
analysis.
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Chapter 5
Experiment Design
This chapter describes the design of the experiment to test for synergy, including the control board
and the six test boards designed to test nine different technologies, any published radiation results
for the DUTs of interest will be discussed as well as the electrical and technical details such as
current limit settings for latchup protection, read/write speeds and how SEEs will be recorded
and stored. The design is based around irradiating multiple test boards at the same time by
stacking them along the proton beam line, CAN was selected as the data protocol due to its
high fault tolerance and data rates as well as its ability to arbitrate the incoming messages and
act on the most important. These control boards are then monitored by a LabVIEW program
running on a laptop, this program primarily logs all incoming messages but also displays the
current consumption of the DUTs and allows for specific DUTs to be disabled and enabled. The
feasibility of placing many PCBs along the proton beam was assessed in Stopping and Range of
Ions in Matter (SRIM) [Ziegler, 2013] and confirmed to be within the desired ±10% uniformity
for the energies above 100 MeV, for the lower energies the boards would need to be irradiated
independently. A similar approach was made in [Alia et al., 2014] their simulations were carried
out in “FULKA” [FLUKA, 2015], a GEANT4 based simulation suite, showing that 4 DUT packages
and 3 PCBs stacked along a 100 MeV beam will have on average degraded to 92 MeV with a 1 MeV
Full Width Half Maximum (FWHM). Each control board can be reset or power cycled to return
functionality. In addition the DUTs on each Test Board will be individually powered, allowing
each one to be independently power cycled; their current consumption is also monitored as well
as having a tailored current limit set to ensure the devices are not damaged during a high current
SEL event. The devices are multiplexed and will be written to and read from in a cyclic manner
while logging the times at which each process started and when a SEE occurred.
5.1 Methodology
The methodology used in this work is based on the work carried out in [Erhardt et al., 2002], [Koga
et al., 2009] and [Schwank et al., 2006b] where alterations have been made to more closely represent
the conditions observed in orbit, specifically LEO. As an overview, to test for synergy the devices
are first irradiated with 60Co γ-rays to different total doses and then irradiated with 23.5, 60.9,
151.2 and 230 MeV protons to determine the DUT’s SEU response. The SEU response at the
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different dose level is then compared to determine if TID had any effect on the device’s SEU cross
section, i.e. if synergy had been observed in the device.
More specifically, the DUTs in this work were split into six groups, where five of the groups
were irradiated to 5, 10, 15, 20 and 25 krads and the remaining group used as the control group.
These DUTs were irradiated with 60Co γ-rays at National Physics Laboratory (NPL) at a dose
rate of 1.28 rad.−1, which is comparable to one of the dose rates used in [Erhardt et al., 2002],
2.78 rad.s−1. Erhardt et al. also carried out irradiations at lower rates, 277.8 and 27.8 mrad.s−1
which showed a greater synergistic response however these low dose rates were not feasible for this
work due to time and monetary constraints. For [Koga et al., 2009] and [Schwank et al., 2006b]
different methods were used to impart dose in the DUTs, Koga et al. used 50 MeV protons at
a flux of ∼1 × 109 p.cm−2.s−1 and 16 MeV.n−1 Cu ions at a flux of ∼1 × 106 ions.cm−2.s−1
for TID irradiations. While Schwank et al. carried out 60Co γ-ray irradiations at a rate over a
thousand times higher than that used in this work, 1667 rad.s−1 and 50 MeV proton irradiations.
For selection of total ionising dose, the majority of the DUTs tested in these three papers exhibited
a statistically significant change in SEU cross section by 20 krad, this combined with the TID
expected in the radiation environment of interest (LEO) and facility costs, a maximum dose of 25
krad was selected, giving a good likelihood of observing synergy in the selected DUTs and testing
well beyond the expected TID for a five year mission in LEO. TID irradiation with protons was not
considered for this work due to the non-uniform dose delivered by protons within the DUT as well
as the added complexity to the work carried out at PSI. The previously mentioned papers were also
used to inform the bias state of the DUTs during TID irradiation, where Koga et al. and Schwank
et al. biased the DUTs at their nominal voltages and placed the devices in a specific state, 0xA5,
0x5A, all 0’s or all 1’s while Erhardt et al. had the DUTs unbiased as per their previous work on
synergy [Erhardt et al., 2001], for this work the DUTs were biased at their nominal voltage but
not placed in a specific logic state. For the TID irradiations the boards were placed side by side in
the 95% uniform field, this setup can be seen in Figure 5.25 on page 133.
For examining the DUTs SEU response this work used protons in the energy range 23.5 to 230
MeV; this only covers half the range used in Erhardt et al. and Schwank et al. which extend to
∼500 MeV, however the Standards discussed in Section 2.5 states that testing up to 200 MeV is
sufficient; while Koga et al. uses only 50 MeV protons for their work on synergy. The proton
irradiations were carried out at the Proton Irradiation Facility (PIF) which is part of the Paul
Scherrer Institute (PSI) in Switzerland where the flux and fluence of the irradiations ranged from
3 × 105 p.cm−2.s−1 and 2 × 108 p.cm−2 to 2 × 106 p.cm−2.s−1 and 1 × 109 p.cm−2 respectively.
The three papers tested the DUT’s SEU response using a static method where a specific pattern is
written to the device before irradiation, the device is then kept in this state during irradiation and
the SEUs are checked for afterwards, for this work a dynamic method was employed instead, where
during irradiation the DUTs are continuously written to and read in a cyclic manner, this method
more closely represents how these DUTs will be used in a satellite. The patterns used in this work
are listed in Table 4.5 on page 98. To test more devices within the allotted time at PIF, the DUTs
were to be stacked along the beam line for the 151 and 230 MeV irradiations, with two boards
irradiated at 60.9 MeV and the boards singularly irradiated at the lowest energy 23.5 MeV. The
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Figure 5.1: Test Boards Attached to X-Y Table and Stacked along Proton Beam
diagram in Figure 5.1 shows how the experiment was to be setup with the test boards attached to
each other with four M2 spacers separating the PCBs by 20 mm. However after the proton beam
was calibrated and the uniformity assessed this approach was not carried out, instead the setup
used in this work can be seen in Figure 5.31 on page 137.
5.2 Control Board
The control board was designed to exercise up to 14 different devices and report any SEEs to an
external data logger. The Board is capable of exercising devices using both parallel and series buses.
The parallel devices can be up to 16 - bit wide and have addresses up to 0x7FFFFF, however as in
the case of NAND flash where an internal system is used to access the data a device size greater
than 128 Mb can be supported. The serial devices can use both I2C and SPI, however special
attention needs to be paid to the protocol these devices use as they do not follow a set standard.
The design centres around the TMS570LS3137 ARM based microcontroller. The device is aimed
at the automotive industry, specifically safety critical applications, the devices is based on two
ARM Cortex-R4F CPU operating at 180MHz in Lock-step separated by a 2 cycle clock delay. The
two CPUs are also in a “Flip-west” configuration in which one of the CPUs are flipped along the
vertical axis and rotated 90 degrees anti-clockwise. The device also has the option of running ECC
on its 256kB SRAM and 3MB Flash, in addition these two memory regions can be are duplicated
for an added level of mitigation. The device also has a large range of peripherals, however many
of the pins are multiplexed so from here on only those used in this design will be mention, for a
full description please see [Texas Instruments, 2013a]. The External Memory Interface (EMIF),
Serial Peripheral Interface (SPI), Inter-Integrated Circuit (I2C), CAN and the ADC modules, all
other peripherals were used as General-Purpose Input/Output (GPIO) for controlling supporting
devices.
Due to the long path lengths, 20cm to the Test Boards, the control Board was designed to have
transceivers and multiplexers at the output stage, this was to provide strong signals with the least
amount of attenuations to the DUTs, it also served to put less strain on the TMS570 and added a
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Table 5.1: A Summary of Active Components used on the Control Board
Part Number Package Description
Microcontrollers
TMS5703137BZWTQQ1 337NFBGA 3 MB Flash, 256 kB RAM,180 MHz, 65 nm
Logic ICs
SN74LVCH16245ADL TSSOP-48 16 bit Bus Transceiver
74LVCH32245ABFG LFBGA96 32 bit Bus Transceiver
CD74HC4067M SOIC-24 16 Channel Digital Multiplexer
Analogue ICs
INA197AIDBVT SOT23-5 50 V/V Amplification, 300 kHz Bandwidth
INA198AIDBVT SOT23-5 100 V/V Amplification, 300 kHz Bandwidth
Interface ICs
ISO1050DUBR DUB-8 ISO11898-2 CAN Transceiver
Power Management
TPS2553DBVT SOT23-6 Power Distribution Switch, 1.5 A, Adjustable Current Limit,
Latch-off over current protection, 2 µs response
NCP566ST12T3G SOT-223 +1.2 V, 1.5 A, Low Dropout Voltage
TPS61222DCKT SC-70 +5 V Step-up Converter, 150 mA
Oscillator
TXC-7W-20.000MBA-T VCXO 20.00 MHz, +3.3 V, ±50 ppm accuracy
layer of protection. The transceivers and multiplexers can be categorised as Address, Data, Chip
Enable (CE), Ready/Busy (R/B¯), Reset and Serial. The Read (Output Enable (OE)) signal and the
Write Enable (WE) signals are also connected to the address transceiver. However these functions
are not set, all of the signals connected to the serial and R/B¯ transceivers can be used for other
GPIO based functions such as the Command and Address pins used on NAND flash devices. The
layout of the Board and the locations of the different transceivers can be seen in Figure 5.2.
For the serial connections I2C can support up to a baud rate of 400 kb.s−1 while SPI can support
a clock speed up to 20MHz and has the capability of connecting to four devices. The parallel
connection is controlled by the EMIF peripheral which operates at 90 MHz, as all memories tested
are asynchronous the read/write speeds vary for the different devices due to the code executed,
for SRAM the read and write frequency was measured to be roughly 500 kHz as shown in Figure
5.3 where the CE signal is seen on CH1, the WE or OE signal is seen on CH2, Data0 is seen
on CH3 and Add0 is seen on CH4. The CAN peripheral was selected to transmit the data to an
external data logger as it allows multiple devices to be on the same bus and handles any arbitration
internally and the maximum transfer rate is 1 Mb.s−1. The calculated data packet rate, given that
each data packet is 8 bytes, is calculated to be 15,625 data packet per second, in the largest set up
where six Boards are being tested then the rate can be expressed as 2,604 data packets per second
per Board.
To power the DUT are 14 power distribution switches, these devices can deliver up to 1.5 A and
are each equipped with a selectable current limit ranging from 75 mA up to the maximum, 1.5 A,
when this limit is reached the device switches to a “Latch-off” state. During the first 7.5ms of the
over current event, the internal resistance of the PSW increases, decreasing the voltage supplied
given by VOUT = IOC × RLOAD where IOC is the current limit and RLOAD is the resistance of
the load which in the case of a Latch up will be very low. After this initial period the device will
immediately turn the device off and assert the FAULT flag, the device will remain off until its
Enable pin is toggled, which is either done by the TMS570 or the user, depending on the state of
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Figure 5.2: Layout of Control Board
(a) Write (b) Read
Figure 5.3: Images of the TMS570 Write and Read Waveforms
110 5.Experiment Design
Table 5.2: Colour Code for Control and Test Board CAD Drawings
Layer Colour Description
Top Devices Green Devices Outlines
Top Electric Dark Blue Routing and Copper
Top Signal 1 Purple Routing
Top Signal 2 Brown Routing
Top Signal 3 Pink Routing (Test Board only)
Bottom Signal 1 Orange Routing
Bottom Signal 2 Grey Routing
Bottom Electric Red Routing and Copper
Bottom Devices Gold Device Outlines
the DUT and the stage which the TMS570 is at in its code. The current consumption of the DUT
is also monitored by current shunt monitor, the INA197 which monitors the voltage drop over a
sense resistor after one of the PSWs, the INA197 amplifies this voltage by a factor of 50, this output
voltage is then measured by one of the ADC modules in the TMS570. This ADC reading is then
either sent as part of a single event data packet or as part of an automatic ADC reading which
occurs every 30 seconds without interrupting the function of the TMS570. The current sense and
current limit resistors are located on daughter Boards allowing for the multiple values to be set for
the various DUTs. A similar approach was used in [Alia et al., 2014] where LabVIEW was used
to control the DUTs, in this case a hard limit of 75 mA was set for each DUT as well as a lower
soft limit where if the DUTs current was sampled three times to be greater than 50 mA, then the
DUT would be power cycled.
The accuracy of the ADC is discussed in the TRM [Texas Instruments, 2013b], for a 10-bit
conversion the accuracy is 2 LSB, however 8-bit results were used, the conversion the TMS570
used was to right-shift the result 2 bits, this means the accuracy is instead 4 LSB which equates
to ±12.90 mV. While the current sense device, the INA197 with a gain of 50, has a a varied
output/gain accuracy; when the voltage drop over the sense resistor, VSENSE , is less than 20 mV,
the output error is 4% which represents ±40 mV, while for VSENSE > 20 mV, the error reduces
to typically 0.75% with a maximum error of 2.2%, which represents ±25 to ±73 mV. Taking the
compounded error, a 1 Ω current sense resistor, with VSENSE < 20 mV, results in a accuracy in
DUT current consumption of ±2 mA, while for VSENSE > 20 mV the error decreases to ±1 mA, for
a 10 Ω current sense resistor these errors reduce by a factor of 10. The operation of the INA197 and
TMS570 ADC was tested with sense resistors, RSENSE = 1 and 10 Ω, and current consumptions of
∼5, 10 and 50 mA were tested with 680, 330 and 68 Ω resistors tired from the output of the power
switch to GND, reading were taken of the INA197 output voltage and compared to the values
reported by the TMS570. The ADC reported the correct voltage to ± 2 LSB on the 8-bit scale,
consistently with a 30 second refresh rate, however a drop was noticed at the lower voltages when
the TMS570 simulated a SEE at consecutive address. The INA197 produced voltages as expected
for both VSENSE scenarios, with the VSENSE > 20 mV range being closer to the reported typical
error.
The design of the control board can be seen in Figure 5.4 and the colour key is in Table 5.2,
while the front and back of the control board can be seen in Figure 5.5. The PCB is 140 mm by 140
mm and is made up of 10 electrical layers, with the Analogue Ground (AGND) and GND planes
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Figure 5.4: CAD Image showing the Design of the Control Board
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(a) Front (b) Back
Figure 5.5: Images of a Populated Control Board
in the centre, next are the two power planes, one on each side, followed by three signal planes on
each side. Care was taken in the orientation of the TMS570 to minimise the path for the most
important peripherals, the EMIF and the ADC. The path for the ADC channels was kept as clear
as possible and away from busy signal lines, the R/B¯ (or GPIO) transceiver is not used for many
devices, while if they are the signals are not of a high frequency. The Data bus was designed to
have the same path length to the output header, this was also done with the Address bus and CE
multiplex paths. Another source of noise is the CAN device, ISO1050, this device was shielded
away from the rest of the devices on the GND and AGND power planes.
The design of the software running on the TMS570 is now discussed, Figure 5.6 provides an
overview of the full process. The TMS570 continues in the exercise loop, as seen in Figure 5.7 until
the command to stop is received from LabVIEW, this is enacted via the TMS570 interrupt routine
and so is not included in this flow chart.
After each event the data packet described in Table 5.3 is collated by the TMS570 and sent via
CAN to my LabVIEW program, this data packet contains all the information required for analysis,
the timestamp for the event is added by LabVIEW when the CAN message is received, any delay
in receiving the message and hence timestamp is far less than a second.
5.2.1 Modifications
During the design validation phase it was found that the VPLL on the TMS570 was incorrectly
connected to +3.3 V, this meant that the BGA had to be removed, the PCB route to the +3.3 V
power plane cut and the VPLL ball, on a new TMS570, shorted to neighbouring ball in order for
the PLL to be powered with +1.5 V. This then allowed the TMS570 to be programmed and for the
design validation to continue. A couple of other issues were discovered and resolved, both involving
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Figure 5.6: Control Board Initiation Flow Diagram
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Figure 5.7: Control Board Testing Flow Diagram
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Table 5.3: Format of Control Board Data Packet
Bit
7 6 5 4 3 2 1 0
Byte 0 Function
Byte 1 DUT PTTN
Byte 2 ADDRESS[7:0]
Byte 3 ADDRESS[15:8]
Byte 4 ADDRESS[21:16]
Byte 5 DATA[7:0]
Byte 6 DATA[15:8]
Byte 7 ADC[7:0]
the 74LVCH16245A. In the case of the 74LVCH16245A used as the Data Bus transceiver, it needed
to be controlled by the EMIF CE signal to ensure it was in sleep mode between each read/write
operation to avoid a high current situation. The 74LVCH16245A was also used in the I2C signal
path, this was an oversight as it is clear that the 74LVCH16245A is not compatible with the I2C
protocol, instead a power level translating I2C bus with an EN switch such as the PCA9509P [NXP
Semiconductors, 2013] should have be used, however this could not be amended at this stage and
so the critical signal paths were routed around the 74LVCH16245A. All issues were resolved during
this phase and the control board was confirmed to function as designed, apart from replacing the
original TMS570, no negative effects observed through testing phase.
5.3 Test Boards
5.3.1 Test Board 1
Test Board 1 (TB1) was deigned to test three different FeRAM devices and one nvSRAM device,
they are listed in Table 5.4. One of the FeRAM devices, the FM24CL64B, is a serial device
which uses I2C; the nvSRAM also supports SPI communication but this was not used. FeRAM
technology is described in subsection 2.2.3, apart for the difference in fabrication node size it is not
known if there is any significant difference between the FeRAM products from Cypress Technology,
the FM24CL64B and FM22L16, and Fujitsu, the MB85R1002A. Both of these devices and the
nvSRAM, the CY14B104NA by Cypress Technology, are accessed via a parallel bus and so can be
written to and read from directly using the TMS570 EMIF peripheral.
Both of the Cypress Technology devices, the FM24CL64B and the FM22L16, are manufactured
by Texas Instruments [Texas Instruments, 2008] [Thomas, 2014b] using their 130 nm CMOS pro-
cess. The serial FeRAM, FM24CL64B, is also a zero latency device, this means that as soon as a
byte of data is successfully transferred the data is instantly written to the FeRAM and the next bus
cycle can commence, there is no need for data polling. However a protocol needs to be followed in
order to access the device, the first byte includes the devices address and whether the device is to
written to or read from. Each device has a specific address as shown in Figure 5.8 where A[2:0] is
determined by whether the respective pin is pulled high or low. The next byte includes the starting
address of the read or write operation, at this point the in the read operation the device starts to
output the data at that address and all subsequent addresses until the master does not send an
Acknowledge signal and follows with the stop signal, if the highest address is reached before this
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Figure 5.8: FeRAM I2C Addressing
Figure 5.9: nvSRAM Cell Structure
happens the device continues to read but from the lowest address. During the write process after
the address is sent the data is transferred, the device increments the internal addressing system
and awaits the next data byte, this continues until the stop signal is sent by the master. Again, if
the highest address is reached before the stop signal is received the devices addressing system will
tick over and continue from its lowest address.
The nvSRAM uses both 6T SRAM [Everspin Technologies, 2013] and 130 nm SONOS technology
[Cypress Technology, 2009], to give both fast read/write speeds and data retention, the structure
of the cell can be seen in Figure 5.9. Under normal operation only the SRAM is used, a sequence of
read operations at specific addresses needs to be carried out to transfer, “STORE”, the data to the
device’s SONOS EEPROM, another sequence is used to “RECALL” the contents of the SONOS
Flash and transfer it to the SRAM. The design also requires a capacitor which is charged by the
device, upon power-down the charge in the capacitor is used to automatically transfer the data
stored in the SRAM to the SONOS EEPROM.
There is no published radiation response data for this device, however it is expected to have a
similar response to other 6T SRAMs based on the same fabrication node. The SONOS EEPROM
will also be tested, once all the SRAM has been written to the “STORE” command will be issued
then, during the read cycle the SRAM will be read first with any SEEs logged, next the “RECALL”
command will be issued where the device will replace the contents of the SRAM with that of the
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Table 5.4: A Summary of Active Components used on Test Board 1
Part Number Package Technology Topology Node Speed
MB85R1002ANC-GE1 TSOP-48 FeRAM 1 Mb (64 kb × 16) 180nm 100 ns
FM22L16-55-TG TSOP-II-44 FeRAM 4 Mb (256 kb × 16) 130 nm 55 ns
CY14B104NA-ZS25XI TSOP-II-44 nvSRAM 4 Mb (256 kb × 16) 130nm 25 ns
FM24CL64B-G SOIC-8 FeRAM 64 kb (8 kb × 8) 130 nm 1 MHz I2C
Figure 5.10: CAD Image showing the Design of TB1
SONOS EEPROM and read once again. With the device being a 4 Mbit device it is not likely
that an SEE within the SRAM will occur during this time, however this will be assessed during
the analysis of the data, any error to occur in the SRAM before the “STORE” command will also
be picked up as a repeated SEE.
Figure 5.10 shows the CAD design of the Board, the top devices are three MB85R1002ANCs,
the devices below are three FM22L16s, then it is three CY14B104NAZSs each with its capacitor
on the back of the PCB, the components at the bottom are three FM24CL64Bs.
Figure 5.11 shows the front of TB1 after it’s been populated, there was a mistake in the ordering
of the nvSRAM, CY14B101KASP25XI was ordered instead of, CY14B104NAZS25XI, which the
PCB was designed for. Unfortunately they were different packages, SSOP-48 and TSOP-II-44
respectively with a greatly different pin layout making any modifications unfeasible, while the
budget did not allow for the re-ordering of the devices in the correct package.
Of the devices on this board only the FM22L16 has publish data on its radiation response,
[O’Bryan et al., 2008, Malou et al., 2011], these papers state that protons up to an energy of
198 MeV have produced no SEUs, however SEFIs have been observed. For HI irradiations the
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Figure 5.11: Image of a Populated TB1 PCB
LETth for SEUs and MBUs were found to be ∼2.2 MeV.mg−1.cm2, with stuck bits appearing
at 18.5 MeV.mg−1.cm2 and was found to be free of SEL up to 120 MeV.mg−1.cm2. While for
SEFI different responses were observed, with [O’Bryan et al., 2008] observing them down to <2.7
MeV.mg−1.cm2 and [Malou et al., 2011] observing no SEFIs below 10.1 MeV.mg−1.cm2. The SEU,
MBU and SEFI cross section of FM22L16 were also published in [Malou et al., 2011] to be 1 ×
10−11 cm2.bit−1, 5 × 10−11 cm2.bit−1 and 6 × 10−7 cm2.bit−1 respectively. The device was also
irradiated up to 96.6 krad and only showed a significant increase in “Sleep Mode” current after
72.2 krad, after annealing at 100◦C this current was found to return to within the devices specified
bounds.
The current limits for the devices MB85R1002ANC, FM22L16, CY14B104NAZS and FM24CL64B
were set at 120, 120, 120 and 75 mA respectively, these values were selected based on typical cur-
rent consumptions stated in their datasheets while allowing for the predicted increase in current
consumption with TID, in the case of the FM24CL64B the expected current consumption is far
smaller, however 75 mA is the lowest current limit which can be set on the TPS2553-1.
5.3.2 Test Board 2
Test Board 2 (TB2) was designed to test three types of SRAM and one serial SPI FeRAM, they
are listed in Table 5.5. The SRAM devices are all based on 6T memory cell designs, this design
is discussed in 2.2.3. The CY62167DV30LL by Cypress Technology is a 130 nm device, while the
AS7C34096A by Alliance Memory and the IS61LV5128AL by Integrated Silicon Solution, Inc. were
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Table 5.5: A Summary of Active Components used on Test Board 2
Part Number Package Technology Topology Node Speed
CY62167DV30LL-55ZXI TSOP-48 SRAM 16 Mb (1024 kb × 16) 130 nm 30 ns
AS7C34096A-12TIN TSOP-II-44 SRAM 4 Mb (512 kb × 8) 180 nm 12 ns
IS61LV5128AL-10TLI TSOP-II-48 SRAM 4 Mb (512 kb × 8) 180 nm 10 ns
FM25V10-G SOIC-8 FeRAM 1 Mb (128 kb × 8) 130 nm 40 MHz SPI
manufactured using a 180 nm process. All three are parallel bus devices and so can be written to
and read from using the TMS570’s EMIF peripheral.
The FM25V10 is also manufactured on the Texas Instruments 130 nm CMOS process [Thomas,
2014a] and is a zero latency device forgoing the need for data polling. However a protocol needs
to be followed to access the devices, firstly the device is brought out of sleep mode by bringing the
Chip Select pin low. Then two “op-codes” need to be sent, “WREN” and “WRITE”, the first sets
the write enable latch, the latter telling the device to prepare for receiving data. Next, the 17 bit
address of where the data is to be written is sent, followed by the data to be written. After each
successful write the internal address is incremented and the next incoming byte of data is written,
this continues until the devices chip select pin is released (returns to high) or the master device
stops providing the clock signal. If the device reaches it’s highest address and data continues to be
sent then the device ticks over and continues to write data from the device’s lowest address. For
the read operation a similar process is followed, again the device needs to be brought out of sleep
mode by bringing the Chip Select pin low. Then the “READ” opcode needs to be sent followed by
the 17 bit address, as the TMS570 is the master device it still needs to push dummy data to the
FM25V10 in order for the data to be sent by the FM25V10. Again the read process is continued
until the ‘chip select” pin is brought high or the clock signal is no longer received, if the highest
address, 0x1FFFF, is reach then the addressing logic rows over and continues from 0x00000.
Figure 5.12 shows the CAD design of the Board, the top devices are three CY62167DV30LLs,
then four AS7C34096As, four IS61LV5128AL and the bottom row is made up of the three FM25V10s
which are FRAM devices.
Figure 5.13 shows the front and back of TB2 after it’s been populated. During the testing phase
it was noticed that the AS7C34096A which should have been connected to the most significant
byte of the data bus, [15:8], was in fact connected to [14:7], to resolve this the pin connected to
data bit 7 was disconnected. The code on the TMS570 was then modified to make sure the data
read from the device was correctly interpreted, this was done by shifting the data bitwise to the
left by one bit and masking the most significant bit.
Table 5.6 lists the lot codes of all the device tested, as you can see the CY62167DV30LLs all
have the same lot code, as do the AS7C34096A and FM25V10s. It was not possible to get all the
IS61LV5128ALs with the same lot code, the only Board with four devices with the same lot code
was the one irradiated to 10 krad, all others had three devices with the lot code D3J539XY 1247
and one with D44929X1 1315. With the selection of devices available it was decided that this was
the best layout.
The SEL characteristics of IS61LV5128AL, with the date code “1247”, are discussed in [Alia
et al., 2014], for protons SEL was observed down to the experiments lowest energy, 30 MeV and
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Figure 5.12: CAD Image showing the Design of TB2
(a) Front (b) Back
Figure 5.13: Images of a Populated TB2 PCB
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Table 5.6: Devices used on Test Board 2
Lot Code
Device One Two Three Four
0 krad
CY6216DV30 D 04628960 D 04628960 D 04628960 N/A
AS7C34096A T004013.1 T004013.1 T004013.1 T004013.1
IS61LV5128AL D44929X1 1315 D3J539XY 1247 D3J539XY 1247 D3J539XY 1247
FM25V10 A17397492 RT1240 A17397492 RT1240 A17397492 RT1240 N/A
5 krad
CY6216DV30 D 04628960 D 04628960 D 04628960 N/A
AS7C34096A T004013.1 T004013.1 T004013.1 T004013.1
IS61LV5128AL D44929X1 1315 D3J539XY 1247 D3J539XY 1247 D3J539XY 1247
FM25V10 A17397492 RT1240 A17397492 RT1240 A17397492 RT1240 N/A
10 krad
CY6216DV30 D 04628960 D 04628960 D 04628960 N/A
AS7C34096A T004013.1 T004013.1 T004013.1 T004013.1
IS61LV5128AL D3J539XY 1247 D3J539XY 1247 D3J539XY 1247 D3J539XY 1247
FM25V10 A17397492 RT1240 A17397492 RT1240 A17397492 RT1240 N/A
15 krad
CY6216DV30 D 04628960 D 04628960 D 04628960 N/A
AS7C34096A T004013.1 T004013.1 T004013.1 T004013.1
IS61LV5128AL D44929X1 1315 D3J539XY 1247 D3J539XY 1247 D3J539XY 1247
FM25V10 A17397492 RT1240 A17397492 RT1240 A17397492 RT1240 N/A
25 krad
CY6216DV30 D 04628960 D 04628960 D 04628960 N/A
AS7C34096A T004013.1 T004013.1 T004013.1 T004013.1
IS61LV5128AL D44929X1 1315 D3J539XY 1247 D3J539XY 1247 D3J539XY 1247
FM25V10 A17397492 RT1240 A17397492 RT1240 A17397492 RT1240 N/A
the saturated cross section was found to be ∼2 × 10−8 cm2.device−1 at energies of 150 MeV
and above. During HI irradiation the LETth was found to be 2.1 MeV.cm
2.mg−1 with a saturated
cross section of 0.24 cm2.device−1. The AS7C34096A has also been tested for SEL and has a higher
LETth of ∼5 MeV.mg−1.cm2 [Harboe-Sorensen et al., 2008] and shows a far smaller proton induced
SEL cross section than the IS61LV5128AL [Harboe-Sorensen et al., 2012], where the cross section
from 150 MeV protons was 1 × 10−10 cm2.device−1 as compared to >1 × 10−8 cm2.device−1,
this is also supported by the on-obrit data comparing the SEL rates of the two devices reported
in [D’Alessio, 2013]. As for the other two device on this test board, the CY62167DV30LL and
FM25V10, they do not have any published results for either SEU or SEL.
The current limits for the devices CY62167DV30LL, AS7C34096A, IS61LV5128AL and FM25V10
were set at 200, 400, 300 and 75 mA respectively, these values were selected based on typical
current consumptions stated in their datasheets while allowing for the predicted increase in current
consumption with TID, again the current draw expected from the FM25V10 is much lower but this
is the lowest current limit setting available.
5.3.3 Test Board 3
Test Board 3 (TB3) was designed to test two MRAM devices, the MR0A08BYS and MR4A08BYS
by Everspin Technologies and one PRAM device, the NP8P128A13TSM by Micron Technology,
their features are listed in Table 5.7. Both of the MRAM devices were constructed using the same
process and have the same toggling MJTs design as discussed in 2.2.3. The MRAM components
are parallel bus devices and have standard pin locations with direct access to the full address range
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Table 5.7: A Summary of Active Components used on Test Board 3
Part Number Package Technology Topology Node Speed
MR0A08BYS35 TSOP-II-44 MRAM 1 Mb (128 kb × 8) 130 nm 35 ns
MR4A08BYS35 TSOP-II-44 MRAM 16 Mb (2048 kb × 8) 130 nm 35 ns
NP8P128A13TSM60E TSOP-56 PRAM 128 Mb (8064 kb × 16) 90 nm 25 ns
Figure 5.14: CAD Image showing the Design of TB3
just like how SRAM devices operate. The PRAM is also a parallel bus device but is accessed via
Common Flash Memory Interface (CFI) in which commands need to be issued in order to access
and control the device. The device also has another layer of security where each block needs to
be unlocked before it is written to or erased. In order to read from a memory location the device
needs to first be placed in read mode via the relevant command being written to the device. The
device also includes a 64 kB buffer for programming and unlike Flash devices can be programmed
from a 0 to a 1. The PRAM has a total of 126 block, each 128 kB in size and another 4 blocks,
each 32 kB in size; these smaller block are either located in the top or bottom of the device.
Figure 5.14 shows the CAD design of the board, the top devices are four MR4A08BYSs, as they
have a 8 bit wide data bus they have been paired, where the right device represents [7:0] and the
left [15:8]. The devices in the middle row are MR4A08BYSs and are also paired in the same way,
while the bottom devices are three NP8P128A13TSMs and Figure 5.15 shows the front of TB3
after it’s been populated.
The current limits for the devices MR0A08BYS, MR4A08BYS and NP8P128A13TSM were set
at 300, 400 and 120 mA respectively as per the reasoning stated previously.
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Figure 5.15: Image of a Populated TB3 PCB
Table 5.8: A Summary of Active Components used on Test Board 4
Part Number Package Technology Topology Node Speed
S29JL064J70TFI00 TSOP-48 NOR Flash 64 Mb (4096 kb × 16) 110 nm 70 ns
M29W320DT70N6E TSOP-48 NOR Flash 32 Mb (2048 kb × 16) 110 nm 70 ns
JS28F640P33TF70A TSOP-56 NOR Flash 64 Mb (4096 kb × 16) 65 nm 70 ns
S29GL064N90TFI040 TSOP-48 SONOS Flash 64 Mb (4096 kb × 16) 110 nm 90 ns
5.3.4 Test Board 4
Test Board 4 (TB4) was designed to test four types of NOR Flash, listed in Table 5.8, all parallel
bus devices and will be accessed using the TMS570’s EMIF peripheral. The devices S29JL064J,
M29W340DT and JS28F640P33TF are all based on the standard floating gate design, while the
S29GL064N uses SONOS technology, as described in Section 2.2.3. The S29JL064J and S29GL064N
by Spansion and M29W340DT by Micron Technology are all built using 110nm processes [Spansion,
2011, Micron Technology, 2013, Spansion, 2008], while the JS28F640P33TF by Micron Technology
is built on a 65 nm process [Numonyx, 2011]. Another difference between the device is the way they
are controlled, S29JL064J, M29W340DT and S29GL064N uses CFI, while the JS28F640P33TF uses
the Common User Interface (CUI) and can make use of an internal 256 word buffer for writing to
its NOR flash array. The JS28F640P33TF also needs to have each block unlocked before it can be
programmed or erased, where as the other devices are not block protected.
The CAD design for TB4 can be seen in Figure 5.16, upon testing the Boards it became apparent
that the pull-up resistor for the open drain R/B¯ pin had been omitted from the design, they were
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Figure 5.16: CAD Image showing the Design of TB4
Table 5.9: Devices used on Test Board 4
Lot Code
Device One Two Three
0 krad
S29JL064J 313BB360A 313BB360A 313BB360A
M29W320DT 99BNQ V5 MYS99026 99BNQ V5 MYS99026 99BNQ V5 MYS99026
JS28F640P33 M2410047 M2410047 M2410047
S29GL064N 233BB356B 233BB356B 233BB356B
25 krad
S29JL064J 313BB360A 313BB360A 313BB360A
M29W320DT 99B3M V5 MYS99033 99BNQ V5 MYS99026 99BNQ V5 MYS99026
JS28F640P33 M2410047 M2410047 M2410047
S29GL064N 233BB356B 233BB356B 233BB356B
later added using an add-on Board where the resistors were soldered to the R/B¯ pins on the Boards
header, the other end of the resistors were attached to an unused power distribution switch on the
control board. The code on the TMS570 was then altered to accommodate this modification.
Figure 5.17 shows the front and back of a populated TB4, the R/B¯ resistors have not yet been
attached.
Table 5.9 lists the lot codes of all the device tested, as you can see the S29JL064J, JS28F640P33
and S29GL064N all have the same lot codes for all devices on both Boards, however on the 25 krad
Board the M29W320DT has one device from a different lot code.
The current limits for the devices S29JL064J, M29W320DT, JS28F640P33 and S29GL064N were
all set at 200 mA as per the reasoning stated previously.
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(a) Front (b) Back
Figure 5.17: Images of a Populated TB4 PCB before the Addition of the R/B¯ Resistors
5.3.5 Test Board 5
Test Board 5 (TB5) was designed to test three different types of NAND Flash, the H27U1G8 by ,
the NAND01GW3 by and the S34ML01G by Spansion, their features are listed in the Table 5.10,
all are 1 Gb devices with an 8 bit wide bus and are single plane designs where one plane consists
of 1024 blocks, each block consists of 64 pages and each page contains 2048 B of data and 64
Bytes used for ECC. These devices are controlled by a Command and Address line, CLE and ALE
respectively, in addition to the standard CE, WE and OE lines.
The control interface is called Open NAND Flash Interface Working Group (ONFI) and is de-
signed around accessing one page at a time, a description of how the DUT is programmed, erase
and read is given below. If a programme of erase operation failed, the control board reports this to
LabVIEW and then attempts once more, if it fails once more this is again reported and the control
board moves onto the next sequential page.
Figure 5.18 shows the sequence for writing data to one of the NAND DUTs, firstly a command
needs to be sent to the NAND device, in this case “Serial Data Input”, this is done by placing CLE
high (ALE kept low). Secondly, the address of the data needs to be transferred to the device, this
is done by placing ALE high (CLE pulled low). Thirdly, to transfer the data to the device the
CLE and ALE pins both need to be low, after each byte the address is internally incremented, in
this way the whole page can be transferred, upon the transfer of the last byte the CLE pin needs
to be pulled high and the “Programme” command sent to the DUT. The DUT will then enter its
busy mode and enable its open drain R/B¯ pin, the control board will monitor this pin until it is
disabled and returns to its high state. Lastly, with the CLE pin remaining high, the “Read Status”
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Figure 5.18: S34ML01G1 Page Programme Operation
Table 5.10: A Summary of Active Components used on Test Board 5
Part Number Package Technology Topology Node Speed
S34ML01G100TFI000 TSOP-48 NAND Flash 1 Gb (132 MB × 8) 4x nm 25 ns
NAND01GW3B2BN TSOP-48 NAND Flash 1 Gb (132 MB × 8) N/A 30 ns
H27U1G8F2BTR-BC TSOP-48 NAND Flash 1 Gb (132 MB × 8) 48 nm 25 ns
command is sent, the CLE is then pulled done and the 8 I/O pins of the DUT is read to determine
the outcome of the programme operation.
The procedure for Erase is very similar, first the “Auto Block Erase Set-up” command is sent,
then the address of the block that is to be erased followed by the “Erase” command. Again the
DUT goes into its busy state and the control board monitors the R/B¯ until the DUT indicates it
has finished its operation, the “Read Status” command is used to confirm the operations success.
To read form the device the device needs to be placed in read mode via the 0x00 command, next
the address of the page to be read is transferred, the R/B¯ pin goes low while the DUT prepares
the data for access, once ready the data can then be read out sequentially until the end of the page
is reached.
Figure 5.19 shows the PCB layout, the top line of DUTs are H27U1G8, the middle devices are
NAND01GW3 and the devices at the bottom is S34ML01G. The design is set up in the usual split
power plane design as discussed earlier where only the ground plane is shared.
At the point of ordering the NAND01GW3B2BN device was discontinued and could not be
ordered. Figure 5.20 shows the completed test Board ready for irradiation. The current limits
for the devices H27U1G8 and S34ML01G were both set at 200 mA as per the reasoning stated
previously.
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Figure 5.19: CAD Image showing the Design of TB5
Figure 5.20: Image of a Populated TB5 PCB
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5.3.6 Test Board 6
Test Board 6 (TB6) was designed to test the TMS570LS3137 by Texas Instruments, some of its
features are listed in Table 5.11, the three devices were pre-loaded with test software and controlled
via SPI. The test board was designed around the control board issuing commands to each of the
TMS570s to carry out a specific test and then transfer any relevant data back. The tests to be
carried out will be done in cyclic manor and include the use of the devices built in self tests focussing
on its peripherals as well as testing the Flash and RAM for bit flips, at the end of the loop the Logic
Built-in Self-Test (LBIST) routine will be run, upon restart the PASS/FAIL result of the test will
be reported via SPI and the testing routine will start again. The Flash Single Error Correction,
Double Error Detection (SECDED) ECC is globally enabled or disabled, this is done with the 4-bit
“EDACEN” register, if a value of “0101” is stored then the ECC is disabled, any other value, the
ECC is enabled; however to use the Flash ECC it must be programmed beforehand, this will be
done via the Texas Instruments tool “Uniflash”. Due to this limitation the available flash will be
partitioned, the first partition will contain the code run on the TMS570, the remainder of the 3 MB
flash sector will have a pattern written to it which will then be read back and checked for errors,
after each address is read, to ensure both the correctable and uncorrectable errors are detected the
“FEDACSTATUS” register will be polled, if an error occurred then the relevant register contents
will be transferred via SPI to the control board. The RAM ECC is always active, however the
reporting can be enabled and disabled in software, [Texas Instruments, 2011a] describes the process
and provides the required code, the RAM ECC will not be tested at the same time as the Flash
ECC. The reporting of SEEs would be from the registers “RAMERRSTATUS” which will be set-up
to cause an interrupt when a correctable error occurs, again the relevant registers will be transferred
but via DMA controlled SPI transfer.
The current drawn by each TMS570 during the CPU tests is less than 900 mA, this is provided
by the power distribution switches on the control board, each one capable of delivering up to 1.5 A.
An intermediate board is used to produce the +1.2 V needed for the TMS570 core, this is done via
the NCP566ST12T3G, the Board also provides the clock source which is output via a 74AC04MTC
inverter in order to deliver a strong signal to the DUTs. The intermediate board was designed in
order to keep the same design topology as the other boards where a single power distribution
switch powers a single DUT, allowing for a quicker response to a high current event. The oscillator
was placed on the intermediate board in order for it to not be irradiated, this removes one of the
possible sources of failure, the oscillator was also tested for over 24 hours to ensure that it does not
degrade over the testing time frame. For this design, five power distribution switches were used,
one for each of the three DUTs, one for the oscillator and one for the resistor chain used for the
testing of the two ADCs in each of the DUTs.
Table 5.11: A Summary of Active Components used on Test Board 6
Part Number Package Technology Topology Node Speed
TMS5703137BZWTQQ1 337NFBGA ARM MCU 3 MB Flash 65 nm 180 MHz
The complete CAD drawing of TB6 can be seen in Figure 5.21 where the layers have the standard
colours as described in Table 5.2, the front of the PCB can be seen in Figure 5.22.
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Figure 5.21: CAD Image showing the Design of TB6
The TMS570 pad layout in this design suffered the same problem as in the control board design,
however, no other errors were detected in the design during the testing and evaluation phase of the
design process. For this design the current limit was set at 1 A as based on the current consumption
during the “LBIST” self test routine.
5.4 Data Collection
For the role of data collection and over all control of the experiment, LabVIEW was selected.
National Instruments also have CAN and GPIO products with USB connectivity, the USB-8473
and USB-6501 respectively. These were used to collect the data packets being sent via CAN, detect
nERROR events and power cycle the control board.
The Graphical User Interface (GUI) created to monitor and send commands to the control board
can be seen in Figure 5.23. The top boxes are the input fields for “File Location”, “Test Board
Connected” and “Proton Energy”. The section on the left hand-side deals with the USB-CANs
settings and do not need to be changed, the section on the right hand-side is a list of codes used
by the control board to indicate different events, it is kept here for quick reference. The window in
the centre of the GUI is the live view of incoming CAN messages, this is used to monitor the state
of the control board. The gauges at the bottom of the GUI indicate the current being drawn from
each of the 14 power distribution switches.
Before initialising the programme, key information needs to be entered into the GUI, otherwise
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Figure 5.22: Image of a Populated TB6 PCB
Figure 5.23: Control Panel of LabVIEW Programme
5.4.Data Collection 131
Figure 5.24: Flow Chart of LabVIEW Programmes Operation
the programme aborts, this includes the location to store the data files and the design of the test
Board connected to the control board. The energy of the protons can also be included however
this is not required as a timestamp in the files name is used to differentiate the files. After the
programme has been initialised the programme can command the control board in a number of
ways, these are best described in the flow chart in Figure 5.24.
To clarify the program is capable of the following features:
• Command control board to begin exercising DUTs with “START MCU” command
• Restart the control board using the “RESTART MCU” command
• Stop control board at the end of the read cycle with the “STOP MCU” command
• Immediately stop LabVIEW with “STOP LabVIEW” command
• Monitor the current consumption of 14 DUTs
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• Enable and disable individual DUTs
• Monitor and Store incoming CAN message
• Power Cycle TMS570 on control board
5.5 Experimental Discussion
The facility chosen for irradiating the test boards up to specific doses was NPL in Teddington,
United Kingdom. The facility was chosen as it provided the dose rate required and could accom-
modate over night irradiation. For the proton facility a few candidates were considered, two were
selected from a list of radiation facilities distributed to attendees of RADECS 2011 [Martin Barbero
et al., 2011], these were the Versneller Insituut (KVI) at the University of Groningen in the Neth-
erlands, the PIF at the PSI in Switzerland and The Svedberg Laboratory at Uppsala University
in Sweden. After discussing the experiment requirements with the facilities and receiving quotes,
PSI was selected on the basis of budgetary restrictions, however the facility was able to meet the
requirements of the experiment.
5.5.1 Total Ionising Dose
The Theratron Radiotherapy irradiator at NPL contains a 300 TBq 60Co source producing γ-rays
(1.17 MeV & 1.33 MeV) and was hired for 48 hours. During the irradiations the laboratory was
kept at a temperature between 18 and 22oC and a relative humidity of between 30% and 70%. The
DUTs were placed at a distance of 800mm from the source, at this distance it was calculated that
the DUTs, at their surface, saw a dose rate of 1.28 rad.s−1. The total uncertainty in dose rate to
silicon was estimated to be ±5% based on a standard uncertainty multiplied by a coverage factor
κ = 2, providing a coverage probability of 95% over a 20 cm2 area.
The test boards were irradiated to 5, 10, 15 and 25 krad, the irradiation to 20 krad was not
carried out due to delays in setting up the experiment. Figure 5.25 shows the set-up for irradiation,
the test boards are placed on top of the PTFE bricks, centred around the centre of the uniform
field.
Due to concerns over the uniformity of the field over the proposed 35 cm2 area and the time
it had taken to set-up the equipment, TB1 and TB5 were not irradiated. The decision making
process behind the discarding of the two boards is as follows; TB1 was missing the nvSRAM and
FeRAM was present on TB2, while TB5 was also missing one the of the NAND devices, the size of
these devices also presented a greater issue for testing at PSI. Figure 5.26 shows how the Boards
were orientated, this set-up was used for each irradiation.
The DUTs were powered during the irradiations, this was done via the control boards, each
one coded to control their respective test board. The control boards were shielded by lead bricks
to minimise the dose they received, two bricks were placed on top to ensure there was not direct
line of sight between any part of the board and the source. The control boards were powered
individually, each from a +5 V step-down regulator, the ADP2302ARDZ, providing +3.3 V up
to 2 A, if one of the control boards stopped responding, the respective regulator would be power
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Figure 5.25: Irradiation set-up at NPL
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Figure 5.26: Test Board set-up in Uniform Field
Figure 5.27: Block Diagram of NPL set-up
cycled via the GPIO device controlled by LabVIEW. The data from the control boards is sent via
CAN to LabVIEW, the DUTs are not being exercised so the only data being sent are the ADC
current sense values representing the current drawn by each DUT. A block diagram of the set-up
used at NPL can be seen in Figure 5.27.
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(a) Proton Irradiation Facility at PSI (b) Model of PIF at PSI
Figure 5.28: Image and Model of the Proton Irradiation Facility in the PROSCAN
Accelerator Hall
Upon review of the data collected at NPL, it became apparent that the data recorded was not
the current sense data as intended. Analysis of the code running on the TMS570 confirmed that
the settings for the DMA transfer was incorrect, the memory address of the TMS570s ADC buffer
was incorrect. This means that live recording of each DUTs current consumption was lost, however
the current limiting mechanisms on the control Board were not affected. Any DUT that underwent
a latchup was still protected and would have been powered cycled. In addition the voltage to each
DUT and the voltage over each current sense resistor was measure before and after each irradiation,
no deviation was observed.
Once the boards had been irradiated to the desired level the dose was written on the PCB and
once again placed in anti-static packaging and placed inside an anti-static box. These boxes were
then kept in the clean room at SSC to ensure they were kept at ∼18 oC and in a dry environment
until they were taken for the next stage of testing.
5.5.2 Single Event Effects
The protons of the PIF are supplied by the “COMET” cyclotron at an energy of 250 MeV, these
protons are then fed through a carbon wedge degrader giving an energy range of 70 - 230 MeV,
the protons can then be further degraded to 6 MeV for PIF with an accuracy of FWHM = 2.4
MeV at 42.0 MeV and FWHM = 5.6 MeV at 13.3 MeV. At 230 MeV the maximum flux is ∼2 ×
109 protons.cm2.s−1 with all flux and dose measurements to an accuracy of 5%. The maximum
diameter of the irradiation area is 90 mm, offering a quasi flat profile with a diameter of 60 mm.
A model of the cyclotron and PIF facility and an image from the top of the facility can be seen in
Figure 5.28.
The experiment was run from a cabin above the room housing the PIF and my experiment. The
proton beam was controlled by the set-up shown in Figure 5.30, the screens on the left controls the
beams properties including the energy and flux of protons and time period of each experiment. The
other screens were used during the calibration process and were there for monitoring the health of
the cyclotron.
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Figure 5.29: Block Diagram of PSI set-up
Figure 5.30: Control Cabin for PIF
The control board was powered by a power supply in the cabin and carried into the PIF room via
their supplied cabling, there was a noticeable drop in voltage over this line, other lines were tried
but they all experienced the same degradation. The power supply was set at 3.95 V to provide 3.35
V at the control board. The voltage was monitored while the TB4 EM Board was exercised, the
highest current draw during normal testing is during TB4’s erase operation, though this phase the
voltage was observed to not decrease by more than 0.02 V. A 25 metre powered USB repeater was
used to connect the laptop in the cabin to the control board, the cable was fed through a gap in the
concrete block enclosure of the PIF facility. Figure 5.29 gives an overview of how the experiment
was set-up.
The set-up of the experiment and beam guide in PIF can be seen in Figure 5.31, the test board
is located 300 mm away from the exit point of the proton beam and centred around its axis. The
cables are kept to the side or back of the board to ensure the beam is not impinged upon before
the test board. The control board is located outside of the beam line on top of PTFE blocks. The
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Figure 5.31: Experimental set-up at PIF
oscilloscope was used to take readings of the voltage over the sense resistors connected to the active
power distribution switches, this was done before and after the board had been fully tested.
Before the experiment could progress the proton beam needed to be calibrated using pneumatic-
ally inserted horizontal and vertical stripes detectors [Britvitch et al., 2013], this was carried out by
Dr. Wojtek Hajdas. After this measurements were taken, at the DUT location (300 mm from beam
exit), at the energies 60, 200 and 230 MeV. This was carried out using an engineering model of
the Real-Time Beam Profile Uniformity Monitoring System (RPUM), as the RPUM itself was not
functional at the time, this detector based on a parallel plate ionization chamber design [Britvitch
et al., 2013] provided raw data in a 9 by 9 grid with 10 mm separation, this was then interpolated
in MATLAB using the bicubic interpolation function to provide a smoother distribution, and are
shown in Figures 5.34, 5.33 and 5.32. These profiles show that the intensity of the beam drops off
to 40% at the extremities, from this it became clear that stacking the boards along the beam line
was not a feasible option even for the highest energies. It can also be seen that the shape of the
beam changes with energy, where the 230 MeV is asymmetric along the X-axis and off centre, the
drop off of intensity is also steep, dropping from 100 % to 45 % in ∼42 mm. The 200 MeV beam
is still off centre but shows less asymmetry and a similar drop off for the DUTs nearest the corners
of the test board designs. The 60 MeV is once again off centre but has a much flatter profile where
the intensity only drops to 60 % at a distance of 60 mm.
Due to this increase in required beam time which PIF could not provide for nor could the project’s
budget meet, decisions on which test boards to irradiate had to be made on the spot. Clearly the
main focus of this work is on synergy in SRAMs which meant TB2 was the first test board design
to be irradiated, to gain as many data points for analysis all TB2 PCBs were irradiated. Of
the test board designs remaining it was felt that TB4 and its NOR flash devices offered the best
opportunity of obtaining results in the short time period remaining due to their large peripheral
circuitry and high precision sensing, especially in the device using SONOS technology. The TB3
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Figure 5.32: Interpolated 230 MeV Proton Beam Profile
Figure 5.33: Interpolated 200 MeV Proton Beam Profile
design was not selected due to the MRAM and PRAM’s use of internal EDACs which reduce the
chance of observing SEUs; another consideration was that Micron had recently pulled production
of the PRAM device meaning there were limited gains from testing this device over the general
knowledge of the technologies radiation response provided in the section 3.1.3.
Figure 5.35 shows how each of the TB2 boards were set-up for irradiation. The test board is
attached to a metal plate with two M4 screws and bolts which are screwed and unscrewed each
time a board is replaced. The metal plate itself is attached to the facilities frame which has three
degrees of freedom, after the first Board had been properly aligned these movements were locked.
This ensured the test boards remained in the position shown in Figure 5.36; after the set-up and
pre-irradiation current measurements, each board’s position was quickly verified with the lasers.
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Figure 5.34: Interpolated 60 MeV Proton Beam Profile
(a) Set-up with control board (b) View of the Test Boards front face
Figure 5.35: Images of TB2 set-up at PIF awaiting Irradiation
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Figure 5.36: Alignment of TB2 to the Centre of the Proton Beam at PIF via Lasers
The same procedure was used for TB4, however due to the addition of the RB¯ side Board the
set-up had to be modified, as you can see in Figure 5.37 the PCB has been placed on the front of
the metal plate rather than behind it. The facilities frame was then repositioned so that TB4 was
centred on the proton beam and 300 mm away from its exit point.
Once the test board was set-up the programme in LabVIEW needed to be configured, to do this
information needed to be entered into the GUI shown in Figure 5.23. The information that needs
to be provided is all at the top of the panel, this includes the location to store the incoming data,
the Test Board connected to the control board and the proton energy of the irradiation. The centre
panel is a live list of incoming CAN messages , the buttons below are used to start and stop the
control board as well as disabling and enabling specific DUTs, the gauges at the bottom of the panel
show the current consumption of each DUT with a 30 second refresh rate. Once LabVIEW has
been set-up the control board, the power supply in the control cabin is switched on and the current
consumption is checked to see if it is in the normal range ∼350 mA. For TB2 the programme is
run through once to make sure the DUTs are properly connected, with the successful completion
of a write and read cycle with no errors the “Stop” and “Reset” commands are sent to the control
board. The control board is held in this waiting state until the “Start” command is sent, once
this is received it start exercising the DUTs again. In order to ensure TB4 is tested properly the
flash devices are erased during the start-up process, this is done to ensure the experiments starts
with the DUTs in a known state as a “1” can not be written to a “0” resulting in incorrect results,
a marked increase in current consumption is observed during this erase process and is used to
determine when all DUTs have complete this operation. Once the NOR flash is erased the “Start”
command is sent and the control boards proceeds to check the R/B¯ pin to ensure the device is
ready and exercise the DUTs.
The final stage of preparation is to set the energy of the proton beam, this is done using PIF’s
LabVIEW programme displayed in the lower left screen shown in Figure 5.30. With this programme
you set the energy and flux of the beam as well as a fluence and time limit for the experiment.
Once one of these limits is reached the beam is automatically closed, so care needs to be taken in
choosing them. Another setting that needed to be changed between the different proton energies
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(a) Front face with Components (b) Back face of PCB
Figure 5.37: Images of TB4 set-up at PIF awaiting Irradiation
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Table 5.12: PIF Proton Beam Settings for TB2
Energy (MeV) Current (nA) Time Limit (Seconds) Fluence Limit (p.cm−2 )
23.5 1 600 1 × 109
60.9 1 600 1 × 109
150.2 1 600 1 × 109
230.0 0.4 600 1 × 109
Table 5.13: PIF Proton Beam Settings for TB4
Energy (MeV) Current (nA) Time Limit (Seconds) Fluence Limit (p.cm−2)
23.5 1 1200 1 × 109
60.9 1 1200 1 × 1010
150.2 1 1200 1 × 1010
230.0 0.4 1200 1 × 1010
was the beams current, for 230 MeV the beam current was decreased from 1 nA or 0.4 nA. The
settings used for TB2 can be seen in Table 5.12 and Table 5.13 shows those used for TB4; for TB2
the time limit was reached for the 23.5 and 60.9 MeV irradiations, while for 151 and 230 MeV the
fluence limit was reached first, for TB4 the fluence limit was increased by and order of magnitude
for the 60.9, 151 and 230 MeV irradiations resulting in all irradiations stopping at the time limit.
Once the proton beam had been set-up everything was ready for the irradiation to begin, first
the proton beam is opened and then the command signal to start exercising the DUTs is sent to
the control board. Table 5.14 and Table 5.15 list the irradiations carried out on TB2 and TB4
respectively, the table includes the duration of the irradiations, the fluence reached, the absorbed
dose and the average flux. When comparing the irradiations carried out on the different boards you
can see there is only one irradiation, the 23.5 MeV irradiation of the 25 krad TB2, that showed a
significant variation, this was caused by problems in the “COMET” Cyclotron, which had initially
delayed the irradiation campaign, however this drop off in beam intensity and subsequent increase
was the only time a fluctuation occurred during an irradiation.
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Table 5.14: TB2 Proton Irradiations
Energy (MeV) Start Time Stop Time Dose (rad) Fluence (p.cm−2) Flux (p.cm−2.s−1)
0 krad
23.5 03:46:03 03:50:38 28.51 1.002 × 108 3.34 × 105
23.5 03:52:13 03:57:14 31.20 1.099 × 108 3.66 × 105
60.9 04:00:27 04:10:27 68.71 5.064 × 108 8.44 × 105
151.2 04:43:11 04:51:44 69.90 1.000 × 109 1.95 × 106
230.0 04:58:00 05:07:59 53.43 1.001 × 109 1.67 × 106
5 krad
23.5 05:29:10 05:39:11 62.75 2.203 × 108 3.67 × 105
60.9 05:45:37 06:55:37 69.04 5.090 × 108 8.48 × 105
151.2 05:58:41 06:07:08 69.98 1.001 × 109 2.24 × 106
230.0 06:09:51 06:19:37 53.45 1.001 × 109 1.71 × 106
10 krad
23.5 06:53:43 07:03:43 63.03 2.214 × 108 3.69 × 105
60.9 07:07:02 07:17:03 69.11 5.095 × 108 8.49 × 105
151.2 07:19:40 07:29:08 69.94 1.001 × 109 1.76 × 106
230.0 07:39:10 07:48:50 53.44 1.001 × 109 1.73 × 106
15 krad
23.5 08:06:48 08:16:49 63.13 2.218 × 108 3.70 × 105
60.9 08:18:17 08:28:17 69.09 5.093 × 108 8.49 × 105
151.2 08:30:14 08:38:44 69.93 1.000 × 109 1.96 × 106
230.0 08:42:14 08:52:07 53.40 1.001 × 109 1.69 × 106
25 krad
23.5 09:19:29 09:29:29 108.6 3.815 × 108 6.36 × 105
60.9 09:45:25 09:55:26 68.25 5.031 × 108 8.39 × 105
151.2 09:57:25 10:06:01 69.99 1.001 × 109 1.94 × 106
230.0 10:10:11 10:20:10 53.38 1.000 × 109 1.67 × 106
Table 5.15: TB4 Proton Irradiations
Energy (MeV) Start Time Stop Time Dose (rad) Fluence (p.cm−2) Flux (p.cm−2.s−1)
0 krad
23.5 14:47:42 15:07:43 123.6 4.342 × 108 3.69 × 105
60.9 15:10:36 15:30:36 135.3 9.973 × 108 8.31 × 105
151.2 15:33:17 15:53:17 163.0 2.332 × 109 1.94 × 106
230.0 16:00:40 16:20:41 107.1 2.006 × 109 1.67 × 106
25 krad
23.5 17:41:35 17:01:36 123.3 4.330 × 108 3.31 × 105
60.9 17:05:28 17:25:28 122.7 9.968 × 108 8.31 × 105
151.2 17:27:53 17:47:54 162.1 2.319 × 109 1.93 × 106
230.0 17:51:54 18:11:55 106.0 1.000 × 109 1.65 × 106
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Chapter 6
Results
This chapter will describe each irradiation and the events recorded, it will also cover any peculi-
arities and exceptions which occurred during the irradiations. The results will be discussed in the
order that the boards were irradiated, first test board 2 and secondly , test board 4; synergy testing
was not completed for the devices on test boards 1, 3, 5 and 6 for the reasons stated at the end of
the previous chapter in Section 5.5.
6.1 Summary
The test boards were irradiated with 60Co γ-rays at NPL, with 4 PCBs per design irradiated at
4.61 krad/hour to 5,10, 15 and 25 krad. These irradiated boards were then taken to PIF at the
Paul Scherrer Institute, where they were irradiated with 23.5 to 230 MeV protons. The scope
of the experiment was cut down at different stages, at NPL TB1 and TB5 were not irradiated
as it was believed the uncertainty of dose at the extremities would be too great to produce any
useful data, an alternate option would have been to place these two boards underneath however
this was not done for fear of further delays in starting the experiment. However, upon further
reflection, placing these test boards at the edge would still have produced results that provide an
indication as to whether TID impacted on the DUT’s SEE susceptibility. At PSI it was noted
that the beam was not capable of irradiating the full test board with the desired uniformity, beam
calibration indicated a drop off to as low as 60% of the flux at the centre of the beam, this mean
that irradiating multiple boards stacked along the beam line was not feasible. This present two
options for how the experiment will be run, the first was to irradiate the boards individually, while
the second was reduce the diameter of the beam and to irradiate the stacked boards one DUT at a
time. The first option was selected as the test boards were not designed for this type of testing with
the DUTs separated by the least the signal routing would allow, from the proton beam specification
provided by PSI, this meant that the surrounding devices would receive a significant amount of
fluence while not being the DUT. There would also have been a significant time penalty of gaining
access to the PIF irradiation room to manually align each DUT to the proton beam, especially
at the lower energies where fewer boards could be stacked along the beam line. Test board 2 was
selected to be tested first after the beam had been calibrated. The first irradiation was carried
out at 03:46:03 GMT with 23.5 MeV protons, the beam current was set at 1 nA which at this
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energy gave a flux on the order of 105 protons.cm−2.s−1, the limits for the exposure were set at
108 protons.cm−2 and 20 minutes, these setting resulted in the irradiation ending prematurely, this
was then corrected and the settings of 109 protons.cm−2 and 10 minutes were used for all future
irradiations. For the energy 230 MeV the beam current was reduced to 0.4 nA in order to keep
the flux at comparable levels for the lower energies. Once the 230 MeV irradiation has finished
the current consumption of the DUTs are measured and a new test board is taken to the PIF
irradiation room and aligned to the beam, the control and test boards are then powered and the
current consumption of each new DUT is measured. Once back in the PIF cabin the control board
is enabled, after 30 second the first ADC reading is reported, this is assessed to ensure the control
board and DUTs are ready. The last TB2 irradiation finished at 10:20:10 GMT. Modifications were
needed to fit TB4 to the PIF DUT frame, the set-up verification phase also took a bit longer as the
devices are erased first to ensure a “1” is not written to a “0”. The first TB4 irradiation started at
14:47:42, the irradiation settings were the same as for TB2 but with the fluence limits and time set
at 109 protons.cm−2 and 20 minutes respectively. Due to the time constraints of the booked beam
time it was decided that the memory device S29JL064J would not be tested, the last irradiation
was completed at 18:11:55, no further testing could be carried out as the next group had arrived.
As per the health and safety guidelines the equipment was left at PIF for testing to ensure it had
not become activated.
A large proportion of the TB2, i.e SRAM and FeRAM, irradiations were dominated by SEL and
micro-SEL events where a part of the device became no-responsive, this results in a large number of
similar errors produced by addresses following a largely repeated pattern, where the intermediate
addresses continued to reproduce the correct pattern. Frequently these events then degraded to a
SEL event where none of the addresses report the correct data and the device is then power cycled
and the control board moves onto the next device. This greatly reduced the number of SEU events
recorded, however it can be seen that these events became more predominant for the higher dose
boards. All SRAMs tested showed this behaviour, the FeRAM device suffered 8 SEU events and
two SEFI events during the irradiation of 10 and 15 krad DUTs with 23.5 MeV protons.
For TB4, i.e. NOR Flash, only the non-irradiated PCB and the PCB irradiated to 25 krad were
tested, these results give an indication as to whether these devices show a synergistic relationship.
No SEEs were observed in the JS28F640P33, 65 nm NOR Flash, which utilises an internal 256
word buffer for writing. The M29W320DT, a 110 nm NOR Flash, exhibited errors in its secure
section, the addresses hold no importance in device structure and the bits affected do not relate
to “State Signalling/Data Polling” pins used by devices on the board, instead they seem to arise
from timing errors in the writing process. The 110 nm SONOS NOR Flash from Spansion, the
S29GL064N, suffered from multiple SEFIs but showed no SEU susceptibility.
6.2 Fluence Calculations
As the beam profile is not uniform over the DUT test area, it is important to establish the fluence
received for each DUT in order to correctly calculates the DUT’s cross section. X-ray images of
unused DUTs were taken and are shown in Figures 6.1, 6.2 and 6.3, the SRAM dies are obscured
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by the copper leadframe they are attached to, as is the FeRAM, however the die can be seen in
the S29GL064N in Figure 6.3, it this work the die is taken to be at the centre of all devices. The
co-ordinates of each DUT’s centre was calculated using the CAD drawings shown in Figure 5.12
and 5.16, this was done by placing the CAD origin at the centre point of the proton beam, as
indicated by the lasers in Figure 5.36, and with the use of the CAD programme’s measuring tool
each DUT’s co-ordinates were determined. The centre point of each device had previously been
set in CAD as per the manufacturer’s data sheet, this was done during the design phase and no
mistakes or modifications were needed for the DUTs on these boards, as can be seen in Figure 5.13
and 5.17.
(a) CY6216DV30 (b) AS7C34096A (c) IS61LV5128AL
Figure 6.1: X-Ray Images of SRAM DUTs
Figure 6.2: X-Ray Images of FM25V10
(a) M29W340DT (b) JS28F640P33TF (c) S29GL064N
Figure 6.3: X-Ray Images of Flash DUTs
The proportion of fluence observed by each DUT during the irradiations was calculated by
inserting the DUTs co-ordinates, origin at the proton beam’s centre, into MATLAB’s interpolated
beam profile function. The 60 MeV profile was used for the 23.5 and 60.9 MeV irradiations, while
the 200 MeV profile was used for the 151 MeV irradiation and the 230 MeV profile was used for
the 230 MeV irradiation. In order to help visualise how the beam profiles lined up with TB2 and
TB4, their CAD drawings have been overlaid with the interpolated beam profiles, shown in Figures
5.32, 5.33 and 5.34. The DUT which received the lowest proportion of the total fluence was DUT7,
a FM25V10, on TB2 for the 151 and 230 MeV irradiations where it received 51.5%; while the
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maximum device to device variability within DUT model was 31.7% for the 230 MeV irradiations
of CY6216DV30 DUTs.
(a) 60 MeV (b) 200 MeV (c) 230 MeV
Figure 6.4: TB2 with the three Proton Beam Profiles Overlaid
(a) 60 MeV (b) 200 MeV (c) 230 MeV
Figure 6.5: TB4 with the three Proton Beam Profiles Overlaid
6.3 Annealing and Proton Irradiation Dose
The initial γ-ray irradiations at NPL was carried out on the 22nd May 2014 and was completed
within 48 hours, these devices were then stored in the SSC clean room, a humidity and temperature
controlled environment. On the 28th June the boards were taken to Switzerland by train, during
this journey the boards were put through an X-ray machine at UK customs giving a dose on the
order of 1 mrad. The maximum time between the γ-ray irradiations was 36 hours, while the time
between the Gamma and proton irradiation was far greater, 37 days, any time differences and hence
differences in annealing between the irradiations can be considered to be insignificant. Except for
the 25 krad TB2 irradiation with 23.5 MeV protons, were this resulted in a 18% increase, the total
dose absorbed by each TB2 board during the proton irradiations varied by less than 2%, while for
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TB4, they were within 3% of each other, these are both less than the facility’s stated accuracy
of 5% while the maximum device to device variability within a device model, is 31.7% which was
for the 230 MeV irradiations of CY6216DV30 DUTs. The initial trial irradiations carried out to
ensure both the TB2 and TB4 were working and the control board was reporting data correctly
were carried out using the engineering models of the two board designs.
6.4 Results
The results of the radiation run are discussed in this section, firstly the operation of the devices
during irradiation will be discussed, then the results recorded and finally devices onset energy and
cross section, followed by a discussion of any trend with dose. Taking the fluence calculations
carried out in Section 6.2 and each DUTs SBU counts and duty factor, the cross section for each
irradiation is calculated using Equation 2.3 on page 33; while the error bars are at the 95% Poisson
confidence interval. The 4-parameter Weibull function has been used to fit a curve to the data,
the function and its uses are described in [Petersen et al., 1992] and shown in Equation 6.1, where
the fitting parameters σlim, E0, W and S are determined using the least squares fit function in
MATLAB.
σ =
σlim ·
[
1− exp
(
− (E−E0W )S)] (E > E0)
0 (E < E0)
(6.1)
where:
σlim - Saturated cross section in cm
2.bit−1
E0 - Onset Energy in MeV
W - Width of rising portion of the curve
S - Power that determines the shape of the curve
While using the least squares function to fit the Weibull function it was found that due to limited
data and most points being close to saturation the least squared function provided fits with a very
sharp transition from the rising slope to saturation or solutions with a negative E0 value. This has
been resolved by limiting the E0 and W parameters in the least squares fit function to obtain fits
which take into account each point’s error bar. An example of this can be seen in Figure 6.6.
6.4.1 SRAM
All three SRAMs were on TB2, this design was the first to be irradiated at PSI, the non-60Co-
irradiated control board as well as the PCBs irradiated to 5, 10, 15 and 25 krad were all irradiated
with 23.5, 60.9, 151.2 and 230 MeV protons. The results from theses irradiations will be discussed
in this section, detailing the types of event observed, any pattern/bit preferences and how the
device’s cross section varies with dose.
All three SRAMs experienced SEL and micro-latchups, exhibiting a very low onset energy, where
this event dominated the 60.9, 151.2 and 230 MeV irradiations, the DUTs were individually power
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(a) Free Least Squares Fit (b) Constrained Least Squares Fit
Figure 6.6: Comparison of Free and Constrained Least Squares Fit of Weibull Function
cycled to restore functionality, however they frequently suffered another SEL event before the
control board started reading the DUT, this resulted in a low number of SEU events being recorded.
The SEU cross sections for each DUT has been calculated and each dose level fitted with a Weibull
via a least squares approach. The calculated saturated cross section for all SRAM DUTs tested is
plotted against dose and presented in Figure 6.7 with trend lines. As can be seen the AS7C34096A
trend line shows a very slight increase in saturated cross section with dose however this increase
is less than most data point’s 95% Poisson confidence interval, hence these results are unable to
determine the existence or not of synergy in this SRAM model. For the other devices IS61LV5128AL
and CY62167DV30LL, both trend lines show a negative correlation with dose, however once again
the 95% Poisson confidence interval for these data points is far greater than the change in saturated
dose over this range to 25 krad.
There are some concerns over the data collected, for example, during the 60.9, 151.2 and 230
MeV proton irradiations the IS61LV5128AL DUTs suffered frequent latchup events which in turn
affected some of the other DUTs and in some cases masked the other devices response or rendered
them non-responsive, the number of latchups also increased with proton energy. This had a large
impact on the number of SEU events observed and recorded, the duty factor for these events was
also reduced, in some cases by two orders of magnitude resulting in a reduced fluence of the SEU
cross section calculations, the worst case resulted in 3 × 106 p.cm−2, for the 5 krad pre-irradiated
DUT6, a IS61LV5128AL device, during the 151.2 MeV proton irradiation. Any dose modulation
of the onset energy could not be observed either as all devices showed SEUs at the lowest energy
available on the day at PSI, 23.5 MeV, the cross section at this energy and 60.9 MeV has been
analysed and is plotted against dose in the Figures 6.14, 6.23 and 6.32, again no modulation is
seen.
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Figure 6.7: SRAM Saturated SEU Cross Sections vs. Dose
Table 6.1: CY62167DV30LL Weibull Fit Parameters
Dose (krad) E0 (MeV) W (MeV) S Cross-Section (cm2.bit−1)
0 1 21 1.8 6.9 × 10−14
5 1 49 1.4 1.3 × 10−13
10 1 28 2.0 9.4 × 10−14
15 1 70 1.5 1.7 × 10−13
25 1 29 1.5 9.9 × 10−14
CY62167DV30LL
The CY62167DV30LL has a low onset energy for SEUs, at the lowest energy available at PSI the
device was already approaching saturation, in addition to this the device also started suffering
latchups and micro-latchups which heavily disrupted the reporting of SEUs. This often resulted in
no SEU results being recorded for an irradiation or ofr the duty factor corrected fluence being equal
to as little as a hundredth of the irradiations total fluence. The response of the non-60Co-irradiated
control group DUTs, and the DUTs irradiated to 5, 10, 15 and 25 krad are shown in the Figure
6.8, 6.9, 6.10, 6.11 and 6.12 respectively. The error bars in these graphs are at the 95% Poisson
confidence interval and the curves are Weibull fits, the parameters for the Weibull fits can be seen
in Table 6.1. Figure 6.13 plots the saturated cross sections, σlim, as calculated by from the Weibull
function in Equation 6.1, against the DUT’s TID.
In Figure 6.13 the trend line indicates that there is a small increase in saturated cross section,
however the saturated cross section increases by less than a factor of two over the dose range of 0→
25 krad, while the 95% Poisson confidence interval error bars are far grater. It is also clear that the
parameters of the least squares fit Weibull function can have a large affect on the reported saturated
cross section, with the saturated cross section for 15 krad, most likely being over stated. As stated
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Figure 6.8: Control Group CY62167DV30LL SEU Cross Section vs. Proton Energy
Figure 6.9: 5 krad CY62167DV30LL SEU Cross Section vs. Proton Energy
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Figure 6.10: 10 krad CY62167DV30LL SEU Cross Section vs. Proton Energy
Figure 6.11: 15 krad CY62167DV30LL SEU Cross Section vs. Proton Energy
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Figure 6.12: 25 krad CY62167DV30LL SEU Cross Section vs. Proton Energy
Figure 6.13: CY62167DV30LL Saturated SEU Cross Section vs. Dose
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Figure 6.14: CY62167DV30LL 23.5 MeV SEU Cross Sections vs. Dose
earlier the duty factor for some irradiations have been affected by the device SEL response, an
example of this is the 230 MeV irradiation of he 25 krad test boards, as can be seen in these graphs
the 230 MeV cross sections are frequently lower than the lower energy irradiations. Close attention
was paid to the calculation of each DUTs duty factor, however with the frequent SEL events few
than expected SEU events were recorded. As the onset energy is so low for this device, the cross
section at 23.5 and 60.9 MeV was compared over the dose range, these graphs are shown in Figures
6.14 and 6.15
There is also little variation in cross section at these low energies, with no indication of a
dependence on dose; for both energies the trend shown is smaller than the associated errors.
The current drawn by the DUTs during their write and read operations were also recorded, these
values are plotted against dose in Figure 6.16, as can be seen there is no indication of increased
current consumption with dose. However during irradiation it was noticed that this device drew a
larger current during the 0x0000 pattern, with an increase to 3.0 ±0.2 mA from the other patterns
0.9 ±0.2 mA, this occurred for the non-irradiated DUTs as well as the 10 and 15 krad DUTs,
however no increase in SEUs or shift in upset ratio was observed when compared to upsets during
the pattern 0xFFFF.
The CY62167DV30LL was also observed to exhibit SEL where the current consumption increased
out of range, however they did not trigger the programmed current limit of 200 mA, which means
that it is not clear when the latchup occurred with the only evidence of it occurring is the large
number of errors reported. However a SEL was observed during a read operation where the DUT
was reporting correct data and SEUs, then the DUT latched which significantly increased the
current consumption out of the current sense range, after this point the DUT did not report the
correct data for any of the remaining addresses. The SEL events can be classified as three different
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Figure 6.15: CY62167DV30LL 60.9 MeV SEU Cross Sections vs. Dose
Figure 6.16: CY62167DV30LL Current Consumption during Read and Write vs. Dose
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types, one where the device is non-responsive and outputs 0x0000 for all addresses, the second
is where the device stores mainly the correct data pattern but at addresses with a separation of
frequently 4 addresses holds either 0x0000 or one or two bits at logic high, for example 0x8000 is
frequently produced, this occurs for the full address range and continues for the next read cycle
with the functioning addresses producing the newly written correct pattern. The final type of event
is similar to the second, where the addresses have a repetitive nature but with less consistency and
a large number of addresses remaining unaffected, the affected addresses also retain more of the
correct data pattern but repeatedly have certain bits reporting a “0” instead of a “1”, the number
of these bits range from 1 to 3 with some occurring at a higher frequency.
The first type of event is likely to stem from a DUT wide upset however as the current con-
sumption for these event is very low, the event seems to have occurred outside of the read process
but as the current limit was not triggered this cannot be verified. The other types of event appear
to be the result of micro-latchups where sections of the DUTs memory array no longer function,
these events are associated with an increased current consumption during read. The DUTs have
also been observed to exhibit the third type of event and transition into the second, whereby as the
read continues more addresses contain errors before finally the DUT only outputs 0x0000; during
this process the device’s current consumption decreased. It is unclear why the device’s current
consumption reduces as the PSW has not been triggered and the device functions properly at later
stages of the testing. No previous SEL testing has been carried out on this device and with the
current limit being set too high it is not possible to determine the SEL cross section or to determine
if the device underwent more latchups at higher doses as the number of inferred latchups matches
the number of read/write loops which is largely equal for all DUTs.
The CY62167DV30LL showed a slight bias towards the “1”→ “0” transition, with ratios of 1.05,
1.02, 1.17, 1.11, 1.53 for the control group, 5, 10, 15 and 25 krad DUTs respectively; the DUTs did
not however have a bias towards a particular logic state and one MBU was observed at 230 MeV
in a 25 krad DUT, the MBU consisted to two neighbouring data bits where one bit flipped to a “1”
while the other flipped to a “0”.
AS7C34096A
The results for AS7C34096A is covered in the same way as for CY62167DV30LL, where the proton
SEU response of the control group DUTs, which have not been irradiated with 60Co, and the DUTs
which have been irradiated with 60Co to 5, 10, 15 and 25 krad are shown in the Figure 6.17, 6.18,
6.19, 6.20 and 6.21 respectively. This is followed by Figure 6.22 showing how the saturated cross
section of AS7C34096A varies with dose. The Weibull fit parameters used to fit this data can be
seen in Table 6.2.
Upon analysis of the data for this device it became clear that it was not possible to distinguish
between the devices covering the MSB and the LSB, the code used on the TMS570 for the testing
contained code used for testing in which the 8 bit of the MSB device is shifted to LSB, i.e bit-shifted
right 8 bits, this means an event in the MSB is indistinguishable to one see on the LSB device as
the TMS570 reports event in both independently.
The trend line in Figure 6.22 shows the AS7C34096A’s cross sectional response to increasing
158 6.Results
Figure 6.17: Control Group AS7C34096A SEU Cross Section vs. Proton Energy
Figure 6.18: 5 krad AS7C34096A SEU Cross Section vs. Proton Energy
Table 6.2: AS7C34096A Weibull Fit Parameters
Dose (krad) E0 (MeV) W (MeV) S Cross-Section (cm2.bit−1)
0 1 18 1.4 3.9 × 10−14
5 1 25 1.0 4.3 × 10−14
10 1 16 2.0 2.6 × 10−14
15 1 24 1.0 3.8 × 10−14
25 1 12 1.9 3.1 × 10−14
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Figure 6.19: 10 krad AS7C34096A SEU Cross Section vs. Proton Energy
Figure 6.20: 15 krad AS7C34096A SEU Cross Section vs. Proton Energy
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Figure 6.21: 25 krad AS7C34096A SEU Cross Section vs. Proton Energy
Figure 6.22: AS7C34096A Saturated SEU Cross Section vs. Dose
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Figure 6.23: AS7C34096A 23.5 MeV SEU Cross Sections vs. Dose
Figure 6.24: AS7C34096A 60.9 MeV SEU Cross Sections vs. Dose
dose, where the devices saturated cross section decreases with dose, however this trend is within
the error bounds of each data points 95% Poisson confidence interval and so given these results the
AS7C34096A can not be said to suffer synergy in this dose range. The cross section at 23.5 and
60.9 MeV was compared over the dose range to asses any modulation with dose, these graphs are
shown in Figures 6.23 and 6.24.
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Figure 6.25: AS7C34096A Current Consumption During Read and Write vs. Dose
Again, the perceived change in cross section with dose is smaller than the data points errors,
resulting in no conclusion to the devices synergy response at these energies and dose. The current
drawn by the DUTs was also recorded during the DUTs write and read operations, these values
are plotted against dose in Figure 6.25 showing no increase in current consumption with dose.
For the 23.5 MeV irradiations the AS7C34096A DUTs at all doses operated as expected and
reported SEUs with an average current consumption of ∼5 mA, this also happened for the most
part during the 60.9 MeV irradiations. However for the 151 and 230 MeV irradiations the DUTs
only operated as expected for the first couple of patterns reporting a far higher current draw of on
average ∼30 mA, afterwards the DUT stopped responding and only output 0x00 with a constant
current draw of ∼5 mA even after multiple power cycles. In a few cases the DUT output a logic
high on one of the data pins, however this generally had no relation to the pattern the DUT was
being tested with. After each power cycle it is possible that the DUT suffered a latchup during
the write process which was not reported due to the current limit being set too high, however it
does not explain why the device then settles down to a lower current consumption without failing.
However, the DUTs recovered between the proton irradiations but underwent the same process
once more during the next irradiation. As reported in Section 5.3, these devices have been tested
in [Harboe-Sorensen et al., 2012] but this phenomenon has not been seen. With the behaviour
observed in all DUTs, regardless to their pre-irradiated dose, this is not a dose related affect with
no current suggestions as to the mechanism behind it.
The AS7C34096A also showed no consistent bias towards the “1”→ “0” or “0”→ “1” transition,
however it did show device to device variability, on the board level, the ratio “1”→ “0” over “0”→
“1” was 0.72, 1.32, 0.94, 1.11 and 1.45, for the non-irradiated DUTs and the 5, 10, 15 and 25 krad
DUTs respectively. No MBUs were observed for this device.
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Figure 6.26: Control Group IS61LV5128AL SEU Cross Section vs. Proton Energy
Table 6.3: IS61LV5128AL Weibull Fit Parameters
Dose (krad) E0 (MeV) W (MeV) S Cross-Section (cm2.bit−1)
0 1 14 2.0 2.9 × 10−14
5 1 25 1.1 5.2 × 10−14
10 1 11 1.9 3.0 × 10−14
15 1 29 1.0 4.7 × 10−14
25 1 14 1.8 2.8 × 10−14
IS61LV5128AL
The results for IS61LV5128AL is covered in the same way as for the previous devices, where the
SEU response of the control group DUTs which have not been previously irradiated using 60Co and
the DUTs which have been irradiated to 5, 10, 15 and 25 krad are shown in the Figure 6.26, 6.27,
6.28, 6.29 and 6.30 respectively. While Figure 6.31 shows how the Weibull fit calculated saturated
cross section varies with dose; these Weibull fit parameters are shown in Table 6.3. The cross
section response to dose is also shown for 23.5 MeV and 60.9 MeV in Figures 6.32 and 6.33, while
the variation in current draw is shown in Figure 6.34.
The trend line in Figure 6.31 indicates a small decrease in saturated cross section with dose,
however as with the results for the other devices, the errors in the data points are far larger resulting
in no clear determination of any synergystic affects within this dose range. The IS61LV5128AL
onset energy is lower than 23.5 MeV, the Figures 6.32 and 6.33 show that at these energies there is
little modulation with dose, this maybe due to the device being at or close to its saturation cross
section, however to determine this further irradiations at lower energies would need to be carried
out.
The current drawn by the DUTs was also recorded and are plotted against dose in Figure 6.34,
these values do not include the current consumption observed during single event latchups, over
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Figure 6.27: 5 krad IS61LV5128AL SEU Cross Section vs. Proton Energy
Figure 6.28: 10 krad IS61LV5128AL SEU Cross Section vs. Proton Energy
6.4.Results 165
Figure 6.29: 15 krad IS61LV5128AL SEU Cross Section vs. Proton Energy
Figure 6.30: 25 krad IS61LV5128AL SEU Cross Section vs. Proton Energy
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Figure 6.31: IS61LV5128AL Saturated SEU Cross Section vs. Dose
Figure 6.32: IS61LV5128AL 23.5 MeV SEU Cross Sections vs. Dose
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Figure 6.33: IS61LV5128AL 60.9 MeV SEU Cross Sections vs. Dose
Figure 6.34: IS61LV5128AL Current Consumption During Read and Write vs. Dose
the dose range tested there is no clear indication of an increased current consumption with the
maximum increase observed being 16%.
These devices exhibited a high SEL sensitivity, as described in Section 5.3, the SEL cross section
for the control group DUTs and those irradiated to 25 krad are shown in Figure 6.35 and 6.36
respectively, while Figure 6.37 shows the Weibull fit and data points for all DUT doses. The DUTs
168 6.Results
Figure 6.35: Control Group IS61LV5128AL SEL Cross Section vs. Proton Energy
irradiated to 25 krad were the only DUTs to exhibit SEL when irradiated with 23.5 MeV protons,
however this is not a strong indication as the two events occurred in the same device which means
that the events can be the product of device to device variability. Micro-latches were also seen
in these devices and exhibited similar traits as the ones observed in CY62167DV30LL, where one
DUT started to show a marked increase in current during a read cycle, resulting in an increase in
erroneous addresses, however the DUT transitioned into a low current mode where the DUT no
longer output “1” on any of the data pins, after the current cycle at the end of the read cycle the
DUT functioned correctly once more for the next pattern.
6.4.2 FeRAM
FM25V10
The non-irradiated DUTs and those irradiated to 5 krad exhibited no SEEs during proton irradi-
ations. One DUT pre-irradiated to 10 krad suffered a single SEFI event with 23.5 MeV protons,
while another DUT pre-irradiated to 15 krad suffered two SEFI events during irradiation with 23.5
MeV protons. The SEFI events for both DUTs resulted in all addresses were read back as 0xFF,
for both devices this occurred when reading back the first pattern, 0x55, written to the device, the
second SEFI on the DUT irradiated to 15 krad occurred when reading back the 0x00 pattern. All
events resulted in a read back of 0xFF due to either the SEFI keeping the Slave Out Master In
(SOMI) pin high or the DUT was rendered unresponsive when the CS was brought low and the
SOMI pin remained tri-stated, in this state the TMS570’s internal pull-up resistor will keep the
line in the logical state “1”. The protocol coded into the TMS570, does not require the DUT to
respond in a specific manner before the read process starts, this leads to the situation observed
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Figure 6.36: 25 krad IS61LV5128AL SEL Cross Section vs. Proton Energy
Figure 6.37: IS61LV5128AL SEL Cross Section vs. Dose
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Table 6.4: FM25V10 Cross Section
Cross Section (cm2.device−1)
Dose (krad) Energy (MeV) Event Nominal Lower Limit Upper Limit
0 N/A N/A N/A N/A 6.4 × 10−9
5 N/A N/A N/A N/A 7.4 × 10−9
10 23.5 SEFI 8.8 × 10−9 2.1 × 10−10 4.9 × 10−8
15 23.5 SEFI 1.7 × 10−8 2.1 × 10−9 6.3 × 10−8
25 230 SEFI 3.1 × 10−9 3.7 × 10−10 1.1 × 10−8
where the DUT is possibly non-responsive but the read process continues none the less, to avoid
this the DUT’s status register should have been queried first as specific bits are always returned
as “0”. Both DUTs return to normal operation after each SEFI event.
The 10 krad DUT shows an increased current of 0.8 ±0.2 mA during the event compared to its
normal read and write current 0.5 ±0.2 mA; the first SEFI on the 15 krad DUT however shows no
increase over the 0.4 ±0.2 mA drawn during a normal read or write operation, while the second
SEFI starts with a current associated with the device being in it low power standby mode, however
the current returns to a normal operating level by the third address. Issues with writing to the
device before it is ready is unlikely to have been encountered as the limit between CS being brought
low and the MSB of the first byte being accepted is 10 ns, while the TMS570s is set-up with a
22.22 ns delay.
One of the three 25 krad DUTs recorded 8 errors, in two groups of four consecutive addresses,
when irradiated with 230 MeV protons. These errors occurred when reading the pattern 0xAA
and the two blocks of four errors are exactly 0x800 addresses apart. The initial error showed two
bit flips, the next two address contain the previous pattern 0x55 with the fourth error also being
0x55 but with a “1” to “0” bit flip. The first error in the next group is 0x5A, with the remaining
three addresses containing the previous pattern once more. The cause of these upsets is unknown,
however without any known mechanism for FeRAM memory cell upset, it is postulated that they
were caused by a transient error in the device’s state machine and has been classed as a SEFI. It is
not clear if the device suffered a transient event either through the write process or when reading
the data back, as the addresses were not re-read to see if the errors are observed once more. To
determine the exact cause knowledge of how the incoming byte is written to the FeRAM memory
array as well as how it is read is required, from the datasheet it is only known that the data is
written after the successful transfer of a byte and is completed before the next byte from SPI is
completed. The SEFI cross sections for the upper limit cross sections for the non-irradiated and 5
krad DUTs which exhibited no upsets and the 10, 15 and 25 krad DUTs which all suffered SEFIs
are reported in Table 6.4 where the errors for the SEFI cross sections are at the 95% Poisson
confidence interval.
Due to the limited nature of the results observed in this work, a synergistic relationship between
TID and SEE can not be said to have been observed. However the two SEFI observed need to
be tested further, where the control board probes the DUT further to narrow the possible causes
of the upset. For example the SEFI where the device comes out of standby mode but does not
respond to the read request, this could be due to the SOMI pin either remains tri-stated or held
high or due to an error in the device’s state machine. To gain greater information the device’s
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status register should be requested and read, if the device is non-responsive then the status register
will not match that stated in its datasheet. The other SEFI event observed was a transient error
in the write process where 4 consecutive writes were affected after which the device returned to
normal operation without any intervention. The root cause for this type of error remains unknown,
possible candidates are a fluctuation in the device’s power lines during the write process or an error
in the devices memory addressing circuitry.
6.4.3 NOR Flash
The non-irradiated DUTs and those irradiated to 25 krad were tested with 23.5, 60.9, 151.2 and
230 MeV protons. The device, S29JL064J, was also on the TB4, however it was not tested, this was
done to obtain more results for the other devices within the 20 minute irradiation. Static testing
could have been carried out on this device but this was not considered at the time. The results
from these irradiations will be discussed in this section, detailing the types of event observed, any
pattern/bit preferences and how the devices cross section varies with dose.
Both devices were immune to SBUs and MBUs for the energy range 23.5 to 230 MeV and up
to 25 krad. Neither suffered a SEL event, however the M29W320DT did exhibit repeated read
errors in the last “Secure Section” at the top of the device, these errors were mainly a result
of the “Unlock Bypass Program” command, 0x00A0 being written in place of the intended data
which can be interpreted as a SEFI event. The current consumption was only seen to increase in
the JS28F640P33, the current reading for M29W320DT were comparable to the error and so any
change could not be determined.
M29W320DT
These devices consistently showed errors in a single region, the upper most “Secure Sector” which
covers the address range 0x1FE000 to 0x1FFFFF, however only addresses in the range 0x1FF7FF
and 0x1FFFFF exhibited these events. These events occur at specific addresses within this range
but in combinations which vary between DUTs and patterns, specifically these addresses are
0x1FF7FF, 0x1FFBFF, 0x1FFEFF, 0x1FFF7F, 0x1FFFBF, 0x1FFFEF, 0x1FFFDF, 0x1FFFF7,
0x1FFFFB, 0x1FFFFE and 0x1FFFFF. Fromthe information in the datasheet, these address are
no different to the rest of the array and hold no obvious significance. In most of the cases, 0x00A0
was returned, however for the pattern 0x5555 the data 0x0020 or 0x5515 were also read at the
address 0x1FFFFF. Due to these events occurring at similar addresses in all of the devices they
have been classed as a single event.
The DUTs status register bits, as expressed on the pins DQ1-DQ7 have been considered as a
source of this error. DQ1 is not defined in the status register, while DQ3 outputs a “1” if the device
is carrying out an Erase operation, however if it were then DQ2 and DQ6 would toggle between
reads, as this is not seen it is unlikely this is the source of the erroneous data.
The “Unlock Bypass Program” command, 0x00A0 precedes all data to be written as per the CFI
protocol, it is suggested that this is the source of the error, where the device incorrectly stores
the “Unlock Bypass Program” command rather than the intended data. This is supported by the
pattern 0xFFFF where this error is not observed as the Programme operation is not used, in a NOR
172 6.Results
Flash this operation can only change a bit from the logic state “1” to “0”. Since these experiments
this behaviour has been tested for and seen in non-irradiated devices at the address 0x1FFFFF
where 0x00A0 was returned but not for all patterns or DUTs. However, when the testing was
carried out using the TI debugger this error was not observed, the root cause of this has not been
determined, it has been suggested that the timing for the last write operation is too short but the
DUTs timings for valid input to CE high is 45 ns which is less than the timings the TMS570 can
achieve and beyond the release of the CE pin the program operation is controlled by the devices
state machine. These results remain inconclusive, further work is required to determine if these
events are the result of irradiations or improper use of the device’s “Secure Sector”, however it is
advised that use of this device’s “Secure Sector” is limited or at least not written to in a harsh
radiation environment.
The current consumption of this device was monitored, however the values recorded were com-
parable to the ±1 mA error in the current sense circuit and no change in the average current
consumption was observed.
JS28F640P33
No events were observed on the 3 DUTs tested at the energies 23.5, 60.9, 151.2 and 230 MeV for
either the non-irradiated DUTs or the DUT irradiated to 25 krad. This means the devices have an
onset energy for SEU, SEL and SEFI greater than 230 MeV and have a small proton cross section.
For the non-irradiated DUTs the 23.5 MeV upper bound cross section is 1.7 × 10−17 cm2.bit−1
while the upper bound cross section from the 230 MeV irradiation is 3.8 × 10−18 cm2.bit−1. The
DUTs irradiated to 25krad have a similar upper bound cross section, 1.8 × 10−17 cm2.bit−1 for
23.5 MeV protons and 3.6 × 10−18 cm2.bit−1 for 230 MeV protons. These device also show no
functional errors or degradation in performance up to a dose of 25 krad. The current consumption
of the DUTs increased slightly, during Erase the current increased from 13 ±1 mA to 16 ±1 mA,
during Programme the current doubled from 7 ±1 mA to 14±1 mA and the current drawn during
the Read process also doubled from 5 ±1 mA to 10±1 mA, the standby current was not measured
as it was below the noise threshold of the design. The increase in current could be due to a
degradation of the device’s internal charge pumps or alternatively an increase in current leakage in
the peripheral circuitry; further work using focused TID irradiations is needed to probe the exact
cause.
6.4.4 SONOS Flash
S29GL064N
The non-irradiated DUTs do not show a susceptibility to protons in the energy range 23.5 to 230
MeV, however only two of the devices were functional during these irradiations. One of the devices
on the non-irradiated board was found to be non-responsive, despite toggling the “RESET” pin and
multiple power cycles the device failed to start, a current draw was not observed at any point during
the experiment. For 23.5 MeV the average upper bound cross section is 6.0 × 10−18 cm2.bit−1
while the upper bound cross section from the 230 MeV irradiation is 1.2× 10−18 cm2.bit−1.
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All the DUTs irradiated to 25 krad exceeded the maximum (worst case 90◦C, worst VCC and
end of life conditions) erase time stated in its datasheet, 128 seconds, the normal erase time is 64
seconds, in some cases the DUT failed to complete the Erase operation in 255 seconds.
This resulted in non-sequential errors for most of the DUTs and patterns where the SEFI function
in the TMS570 was unable to significantly reduce the amount of verbose SEE event reports. For all
patterns, some addresses contained the correct pattern, while the other addresses cycled between
containing 0x0000 and the corrupted write pattern. It is interesting to note that both bit flips were
present during these events, this shows that the DUT was unable to erase the full device and it
was also unable to successfully transfer the data in the Buffer to the SONOS memory array, for
some parts of the DUT the data contained in the address remained in the erased sate, 0xFFFF.
The DUTs irradiated with 151.2 and 230 MeV protons also timed out during the “Program
Buffer to Flash” operation, the datasheet states this operation should take a maximum of 240 µs;
the limit set in TMS570 was 200 ms. This larger limit was set to allow the TMS570 to send the
prerequisite “Write to Buffer” command, data to the 10 address in addition to the “Program Buffer
to Flash” command which initiates the internal state machines transfer, transferring the data held
in the buffer to the SONOS NOR memory array. The time elapsed between initiating the watchdog
to the TMS570 sending the “Program Buffer to Flash” command was measured to be less than 1
ms, this gave orders of magnitude more time than should be required for the device to complete
the operation.
One DUT successfully completed the erase program during the 151.2 MeV irradiation, this
occurred twice, each before writing 0xAAAA, the resultant errors are mostly “0” to “1” errors
which indicates the write program was not successful in writing to all bits, the errors range from 1
bit error to all 8, where the data is read as 0xFFFF, “1” to “0” errors were also observed but only as
single bits per address. These errors occurred throughout the device’s address range. While being
irradiated by 230 MEV, the same DUT successfully completed an erase before 0x0000. This event
exhibited the same error structures, however without the“1”to“0”erase errors as any are masked by
the pattern. Unfortunately a successful erase did not happen before reading the 0xFFFF pattern,
this would have helped establish if any bit flips were occurring during the erase operation. It is clear
that this device suffered the same SEFIs as described in [Gerardin et al., 2013], specifically, the
erase and write SEFI where the R/B¯ signal does not clear for both the erase and write operation
with the device’s timings being exceeded. A minority of the SEFIs observed can only be descried
as irregular as there is no clear reason for the error.
If functionality, i.e. the correct data being read, has not been restored in the the DUT by the
end of the read process, due to either a SEFI or SEL, the DUT is power cycled to restore it to a
functioning state in preparation for the next Erase, Programme and Read cycle. Despite this the
DUT generally returned to a SEFI state during the next Erase operation. The DUTs showed a
decrease in current consumption for the 25 krad DUTs compared to the non-irradiated devices, the
average Erase current dropped form 51 to 30 mA ±2 mA, the Write current dropped from 38 to
26 mA ±2 mA, while the Read current increased from 3 to 14 mA ±2 mA. It is not clear why the
DUTs current decreased, it would be expected that any failure or formation of a parasitic transistor
in the FG transistor or peripheral circuitry would increase the device current consumption.
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The functionality of the DUTs irradiated to 25 krad was tested 3 weeks later, once they had
been returned by PSI, and they were found to have not recovered, the DUTs were still unable to
finish erasing which resulted in similar errors.
Chapter 7
Conclusions and Future Work
7.1 Conclusions
7.2 SRAM
The SRAMs tested in the work were all 6T designs, the CY62167DV30LL is fabricated on a 130
nm process, while AS7C34096A and IS61LV5128AL on a 180 nm process, no other information on
the design of these devices is known. From this testing run it can be shown that none of these
advanced SRAMs showed a statistically significant increase in SEU or SEL cross section with dose
up to a TID of 25 krad. Two papers have been published since work began on this project showing
that for modern SRAMs a far higher dose is required to see a significant change in the SEU cross
section [Fonseca Pereira Junior et al., 2014] and [Yao et al., 2014].
The significant change in cross section with dose seen in previous work [Erhardt et al., 2002],
[Schwank et al., 2006b] and [Koga et al., 2009] was observed in devices built on 180 nm and larger
fabrication nodes. As stated in [Bhuva et al., 1987] the larger devices have thicker gate oxides and
it is here that trapped charge affects the gate’s threshold voltage. Erhardt et .al. also discus the
interplay of the interface traps formed by the incident radiation where it decreases the mobility
of charge carriers, increasing the sensitive volume’s charge collection efficiency. [Schwank et al.,
2006b] also highlights the affect of the SRAMs internal voltage supply design, where the designs
using level-shift circuitry showed an increase in SEU cross section with dose, while the two devices
which either used an internal regulated power supply or was a dual power design showed no change.
It was also shown that for the level-shift circuitry SRAM the SEU cross section can be increased by
lowering the bias applied to devices VCC . Another factor which was over looked in this work was
that the devices which showed a large synergy effect were all 4T-SRAM designs, including the 180
nm device tested in [Koga et al., 2009], this is an important distinction to make. In the 4T-SRAM
design the high side of the inverter is provided by a very high ohm polysilicon resistor, as shown
in Figure 2.7 on page 14, it is this high resistance resistor that produces a larger drop in voltage
and degradation of a cell’s noise threshold for the opposite state.
Another factor affecting the work carried out was that the SRAMs were already approaching
their saturated cross section at 23.5 MeV, this is likely to have reduced the magnitude of any
synergy effect. Further testing at a lower energy would determine if this is true. The increase
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in current seen in CY62167DV30LL while reading 0x0000 should have resulted in an increase in
SEU cross section [Schwank et al., 2006b] however this was not observed; possibly adding further
weight to the conclusion that these device’s cross section was already saturated at 23.5 MeV as
other similar SRAMs have been shown to be [Harboe-Sorensen et al., 2008, Harboe-Sorensen et al.,
2011]. In terms of SEL response the only device that could be monitored was the IS61LV5128AL,
SEL events were seen at 23.5 MeV in only one of the 25 krad DUTs, however there does not seem
to be a statistically significant increase in SEL cross section with dose.
7.3 FeRAM
Three FeRAMs were found to suffer SEFIs, one functional upset was observed during irradiation of
the 10 krad DUTs with the lowest proton energy 23.5 MeV, where one of the devices became non-
responsive and needed to be power cycled. Two more of these events were observed in one DUT
irradiated to 15 krad. During these events the current drawn by these devices were comparable to
its normal current draw. A different type of upset was observed in one of the DUTs irradiated to
25 krad and then irradiated with 230 MeV protons, where two blocks of 4 addresses reported the
incorrect data. The reported data is a mixture of the previous pattern and that pattern combined
with bit flips, this could be the result of an upset in the peripheral circuitry during the write process,
however the added bit flips indicates a more complex cause. Despite the control devices and the
DUTs irradiated to 5 krad and that DUTs irradiated to a greater dose did suffer from SEFIs, this
does not indicate a synergistic relationship. This is due to the limited number of devices tested and
that at each dose only a single device was affected. Further irradiations would be needed to assess
the extent of the devices susceptibility to SEFIs or to confirm any increase in peripheral circuitry
failures with dose. It is suggested that for further testing some of the DUTs be irradiated to doses
greater than 25 krad in the aim of increasing the degree of any synergistic response. Total dose
irradiation should also occur under “worst case” conditions, which in the case of FeRAM would be
a continuous read of the device in logic state “1”.
7.4 Flash
The 110 nm M29W320DT showed errors in its “Secure Sector” for both the non-irradiated DUTs
and those irradiated to 25 krad but with no significant increase, as stated in 6.4.3 these are likely
due to errors in the device’s state machine. The 65 nm JS28F640P33 irradiated to 25 krad showed
no errors up to and including the 230 MeV irradiation. Both of these devices are standard parallel
NOR flash devices, however the JS28F640P33 uses an internal 256 word buffer which showed no
susceptibility to TID or SEUs. However the 110 nm S29GL064N based on SONOS floating gate
technology was found to have functionally failed at 25 krad, where the devices were no longer able
to complete the erase operation, reporting errors throughout their address range.
The state of the devices for TID testing in this work was not ideal for highlighting any synergistic
sensitivities in the peripheral circuitry, nor was it ideal for testing data retention in the FG. Beyond
the standard practice of irradiating the FG array in its programmed state and testing for any
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degradation after each irradiation the device could also be tested for degradation in the peripheral
circuitry. This would be carried out with two test groups and a control group in order to determine
the FG degradation errors. The first test group would be placed in its programmed state while
the second test group would remain in its erased state, both of which would then be continuously
read throughout the 60Co TID irradiations. This would place a higher strain on the devices sense
amplifiers which require a high level of precision for the read, program and erase operations,
especially for the MLC FGs.
7.5 Technical Considerations
The test system described in this work is capable of testing various memory devices for SEEs. It
is capable of interfacing with serial and parallel memories as well as more complex devices such
as the TMS570 through careful consideration of the device’s operation. All data is transferred via
CAN to LabVIEW, allowing for multiple control boards operating at the same time. LabVIEW
also offers a live view of the incoming data and current consumptions for the DUTs. Through the
use of a daughter board and 0603 packaged resistors, the control board also allows the selection of
each DUTs current limit to protect the DUT from damage during SEL and the selection of current
sense resistor for accurate current consumption readings. The design is also capable of testing
several PCBs when stacked along the beam line, transferring the data via a shared CAN bus, at
rates up to 1 Mbits.s−1. This board was used to successfully test three types of SRAM, one type
of FeRAM and three types of NOR flash.
However, a few issues were found during testing at PSI, firstly testing different parts which
can have vastly different radiation responses complicated the testing run, where one part, the
IS61LV5128AL, suffered frequent latchups, these events were dealt with by the control board,
where the DUT was turned off via its PSW. However the current limits for the other two parts
were not correctly set, this resulted in the two parts no longer operating correctly, where the
CY62167DV30LL instead operated in a way which resembled micro-latchups or in some cases
device wide latchup. In these instances the control board was unable to properly deal with the
errors and a high volume of results were reported in full. In the case of a full latchup the control
board was able to process the results as consecutive addresses were affected allowing the control
board to count the number of errors and then report the event at the end of the DUT. To avoid the
high frequency of SEL seen in these devices the irradiation should have been conducted for 20 or
30 minutes with a lower proton flux. A selection of lower energies should also have been used, for
example 23.5, 34.5, 60.9 and 101.4 MeV, again this would have reduced the number of SEL events
in some of the DUTs and allowed the collection of more SEUs, which in turn would have aided the
analysis for these device’s synergy response.
7.5.1 Modifications
For the control board itself a few modifications would make it better suited for testing various
devices. Firstly, a power switch with a lower limit should be used as well, for example the 100 mA
LT3050 which can set a current limit down to 51 mA, this in addition to the one currently being
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used will provide better SEL protection for a wider variety of devices. As for the current sense,
it needs to remain on the high-side for it to remain on the control board, however the INA197
and ADCs on the TMS570 should use +5 V in order to provide a larger scale for current sense
measurements as +3.3 V does not provide enough width for use with a the INA197 which has a
50x amplification. Switching to a +5 V design would also improve the charging of the sampling
capacitor and reduce the INA197’s error. A voltage level IC such as the MAX3373E needs to be
placed on the SPI and I2C communication lines; this device provide isolation between the TMS570
and serial DUT but also allows data speeds of up to 16 Mbps.
The next testing run should have a more limited scope, where only a maximum of 4 - 6 parts
from the same manufactures are on the same board. This limits the complexity of the design,
reduces the chance of a device adversely affecting the others, results in a more equal duty factor
for all of the parts, these devices would also fit within the quasi flat 6 cm diameter profile and
allow the PCBs to be stacked in the way the experiment was designed to be carried out in. After
carrying out the last testing run independently it is clear that a two person team would greatly
improve the efficiency of testing.
The LabVIEW program was also found to need a few adjustments, where the current timings
were found to cause a backlog of CAN messages which in tern caused LabVIEW to fault at the
error, this resulted in a few seconds being lost each time, which at the speeds the memories were
being tested at can account for a lot of data. The use of IEEE 802.3 (Ethernet) could also be
a solution to the lose of data during heavy data rates, however this would require a substantial
redesign of the TMS570 to free some of the pins require. The front panel also needs some additions,
namely toggle switches indicating when a DUT is undergoing a SEFI or SEL, the current system of
looking at the incoming data, though clear, was not an efficient way of conveying the information
to aid the decisions required for testing DUTs. A simple counter for monitoring non-responsive
devices would have been of great assistance too, the current system resulted in the non-reported
micro-SEL events in CY62167DV30LL and AS7C34096A being treated as SEU data. Another is-
sues that may have been encountered was insufficient power cycling, where the DUT was switched
back on before the DUT had properly settled, this is a simple alteration to be done in code, simply
moving the locations of the power cycle function in the exercising loop.
7.6 Radiation Effects Board
Two of the the memory technologies on the Radiation Effects Board, FeRAM and NOR flash, have
been tested in this work, unfortunately as mention in Chapter 6 no MRAM devices were tested.
The results from this work can be used to inform the predicted response of these memory devices
in MuREM. The FeRAM on the Radiation Effect Board, the FM22L16, is manufactured on a
Texas Instruments 130 nm CMOS process, unfortunately this part was not irradiated in this work,
however another Cypress Technology device, the FM25V10, was and is also manufactured on the
same process [Thomas, 2014a].
In this work the FM25V10 showed no upsets in its memory array, however it did show upsets
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due to its peripheral circuitry which carried out the I2C communication and writing data from
its buffer to the memory array. The FM22L16 in MuREM are parallel devices and so have less
complex peripheral circuitry, however addressing errors could still be observed, where the incorrect
addressing during the write operation results in the intended address retaining the previous pattern.
However as discussed in Section 3.1.3, FeRAM devices are not expected to fail with the expected
1 krad absorbed dose over the three year operational lifetime of TechDemoSat-1 but an increase
in current could be observed. Though this may not be recorded, as the Radiation Effect Board
only takes current readings in response to a SEU being observed. The paper [Hayashigawa et al.,
2007] also reported bit errors in one device when irradiated by 63.3 MeV protons and supports
the device to device variability observed in this work. With this in mind, over the operational
lifetime of TechdemoSat-1, a limited number of upsets could be observed in the FeRAM devices
on the Radiation Effect Board with no synergistic effects at this low TID. The NOR flash tested
in this work was from different manufacturers and fabricated using smaller processes, 110 and 65
nm, than the 130 nm device on the Radiation Effects Board. From this no clear prediction can be
made beyond the general statements that the NOR flash is very unlikely to fail due to the three
year predicted total dose of 1 krad, nor are they expected to have a significant number of upsets.
As no MRAM devices were tested in this work any prediction stems from the literature discussed
in Section 3.1.3 which shows that it is unlikely that this device will suffer an bit upsets during the
TechDemoSat-1 mission, this may in part be due to the device’s inbuilt EDAC masking SBUs, with
only MBUs being observed, while the peripheral CMOS circuitry for these devices have also been
found to be largely robust with this device in particular being SEU and SEL immune to a LET of
83 MeV.cm−2.mg−1 and a total dose of 75 krad.
Once the CAN FTP issues have been resolved on TechDemoSat-1 the environmental data from
MuREM and single event data from the Radiation Effects Board can be analysed and compared
to these predictions.
7.7 Future Work
For future testing for synergy in SRAMs the TID exposure and SEU testing should be carried out at
the same facility with protons, as shown in [Schwank et al., 2004] irradiation with protons produces
the same increase in cross section as γ-ray irradiation. Dose rate has been shown to have an effect
on synergy [Erhardt et al., 2002], however this is an acceptable compromise to allow for bespoke
testing of each device type. If a facility does however offer both γ-ray and proton irradiation this
combination should be used as it more accurately represents the space environment. As mentioned
before, any testing should be carried out on a per part basis, where all DUTs on the test board are
the same and preferably have the same lot codes, it is hoped that this will reduce the interference
from other devices seen in this work. For the “worst case” testing the advice of [Schwank et al.,
2004], should be followed in order to highlight the in effect.
As discussed in [Schwank et al., 2006b], the mechanism behind synergy, at these deep sub-micron
fabrication nodes is most likely the fringing fields within the transistor moving charge created by
incident radiation to the field oxide or STIs interface with the gate channel. This charge then
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affects the threshold voltage of the transistor which was on during the irradiation, this change
in threshold voltage/noise threshold makes the cell prefer the state it was irradiated in. When
incident radiation strikes the sensitive node of a SRAM cell and it will be brought into its unstable
state, at this point, due to the unbalanced nature of the two nMOS threshold voltages, the cell is
more likely to settle back into this state. There is another process where the SRAM cells are in
this condition. This is when the SRAM is powered up, in a fresh SRAM the state of each sell is
determined, to some degree, by the manufacturing defects in each transistor and as the word line
is not asserted there is no external influence. It follows that if the SRAM is read and power cycled
hundreds of times a map can be built of the cells preferred states. The same process should then
be carried out after the DUT has been irradiated with a specific pattern, this should be repeated
until a high dose is reached. If the effect is a shift in the cells noise threshold then this process
will highlight it. If verified, further work would be to carry out the same process but with varying
supply voltages, this would indicate if the type of power supply in the DUT affects the synergistic
response of the device.
The majority of the testing on flash devices is centred around the degradation of charge stored
in the FG, failure in the charge pump and SEFIs in the peripheral circuitry. For floating gate
memories, the “worst case” for dynamic testing would be a continuous read of the memory array
in the erased “1” state, where the FG transistor has a high potential field between the gate and
the substrate, encouraging trapped charge build up in the field oxides. Any radiation effects in the
peripheral circuit would also be highlighted by being exercised during the TID irradiation, in most
testing carried out this is not the case. This procedure should also be carried out for the new types
of non-volatile memories which, for the most part, are only susceptible to SEFI or SEL in their
peripheral circuitry. As with flash, the logic state should be kept constant to limit the amount of
state switching which may lessen the radiation response.
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